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Abstract
Several critical issues for the droop control of parallel-operated inverters are
addressed in this thesis, including the power quality, the parallel operation of
inverters with different types of output impedance, the power sharing, the volt-
age and frequency regulation, as well as the current limiting.
The power quality can be improved by properly designing the inverter output
impedance, which is often inductive (L-inverter) or resistive (R-inverter). In
this thesis, it is designed, for the first time, to be capacitive (C-inverter) to
reduce the voltage total harmonic distortion (THD). Then, the C-inverter is
developed to be with the virtual resonant impedance (Improved C-inverter) to
further improve the power quality. It is well-known that the form of the droop
controller is determined by the type of the inverter output impedance. Usually,
P ∼ ω and Q ∼ E droops are used for L-inverters, while P ∼ E and Q ∼ −ω
droops are used for R-inverters. To enable the parallel operation of C-inverters,
P ∼ −ω and Q ∼ −E droops are adopted. After that, to enable the parallel
operation of inverters with any type of output impedance having a phase angle
between −pi2 rad and pi2 rad, a universal droop control strategy is presented.
The voltage and frequency regulation along with the current limiting are han-
dled together with the power sharing during the development of the droop con-
troller. To remove the trade-off between the power sharing and the voltage
and frequency regulation, a droop control method that adopts the structure of
the robust droop controller and utilizes the transient droop characteristic is
proposed. To effectively limit the current, while maintaining accurate power
sharing, together with tight voltage and frequency regulation, a current droop
controller (CDC) is developed. The small signal stability is analysed to theo-
retically support the development of proposed droop controllers.
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Chapter 1
Introduction
1.1 Motivations
An inverter is an electrical device that converts dc power into ac power. It has been widely
used in many energy-related applications, such as uninterrupted power supplies, induction
heating, air conditioning, variable-frequency drives, vehicle-to-grid, high-voltage dc trans-
mission, reactive static compensators. Recently, the distributed generations and renewable
energy sources, e.g., photovoltaic arrays, variable speed wind turbines, marine turbines,
and combined cycle plants, as well as distributed energy storages, e.g., fuel cells, flywheels,
hydrogen, supercapacitors and compressed-air energy storage, are becoming increasingly
popular (Zhong and Hornik, 2013; DOE; Carrasco et al., 2006). As shown in Figure 1.1,
inverters are often operated in parallel to integrate them into the microgrid, which is now
a very active research area (Fang et al., 2012). When inverters are connected in parallel,
high power and/or low cost applications can be achieved. Besides, the inverter system with
parallel modules can provide high reliability by n+1 redundancy. In these applications, it
is critical to achieve high power quality, accurate load sharing, good voltage and frequency
regulation, as well as effective current limiting.
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Figure 1.1: Inverters applied in microgrids.
The power quality is often described by parameters and terminologies that express the
harmonic pollution, load unbalance and reactive power. The harmonic pollution is often
characterized by the the total harmonic distortion (THD), which is defined as the ratio
of the sum of the powers of all harmonic components to the power of the fundamental
frequency. The lower the THD, the better the power quality. Because of the pulse-width-
modulation, the switching, and the nonlinear load, harmonic components inevitability exist
in inverter output voltages and currents. They can cause problems, such as overloading
of capacitors, unacceptable disturbances on the power supply, unnecessary resonance in
the impedance network, degradation of conductors and insulating material in motors and
transformers (Lundquist, 2001). The main power quality problem investigated in this thesis
is the voltage THD. According to industrial regulations, the voltage THD should be lower
than 5% (Hornik and Zhong, 2011; Yousefpoor et al., 2012).
The sharing accuracy has been a main driving force in the research area of parallel
inverters for a long time (Li and Kao, 2009; Guerrero et al., 2006b; Lee et al., 2010).
Inverters should share loads proportionally according to the ratio of their power ratings.
Meanwhile, the magnitude and the frequency of the output voltage should be regulated to
meet the demands of loads. The better the voltage regulation, the closer the load could
be working to their rated regime. Moreover, the current has to be limited to protect the
equipments, especially when a sudden load change or a short-circuit occurs.
2
1.2 Outline of the Thesis
The thesis is organised as follows. In Chapter 2, the basic principle of the inverter operation
is firstly illustrated. Then, existing methods for the improvement of the power quality and
droop controllers for the parallel operation of inverters are discussed. After that, the method
of the small signal stability analysis is briefly introduced.
In order to improve the power quality, a new type of inverter called the C-inverter has
been proposed in Chapter 3. It is achieved via an inductor current feedback through an
integrator, of which the time constant is the desired output capacitance. The value of the
output capacitance could be optimised so that the THD of the load voltage is minimised.
Compared to R-inverters or L-inverters, C-inverters can achieve lower voltage THD.
As the droop control strategy has different forms for inverters with different types of
output impedance, a robust droop controller proposed in (Zhong, 2013b) is further de-
veloped for C-inverters in Chapter 4. When applied on the parallel-operated C-inverter
system, this controller is able to share the load proportionally and accurately, while main-
taining good voltage and frequency regulation.
In Chapter 5, the C-inverter proposed in Chapter 3 has been developed to be with the
virtual resonant impedance, which is called the Improved C-inverter. It is achieved via
a feedback of the inductor current through a transfer function, which is actually the ex-
pression of a resonant impedance topology consisting of inductors and capacitors. The
parameters of the virtual resonant impedance can be optimised to simultaneously minimise
the voltage harmonic components at different specified frequencies. Improved C-inverters
are able to achieve lower load voltage THD than C-inverters.
In spite of the development of the droop controller in Chapter 4, the parallel operation of
inverters with different types of output impedance is still a challenge, as the droop control
strategy is of different forms. However, for large-scale utilization of distributed generations
and renewable energy sources, these inverters will inevitably be operated in parallel. In
Chapter 6, a universal droop controller has been proposed for inverters with any type of
output impedance having an impedance angle between −pi2 rad and pi2 rad.
Another challenge is the trade-off between the power sharing and the regulation of the
load voltage and the frequency. In Chapter 7, a controller that adopts the structure of the
robust droop controller and utilizes the transient droop characteristics has been presented.
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It is able to achieve accurate proportional power sharing while maintaining the inverter
output amplitude and frequency at the nominal values.
Droop controllers studied in the previous chapters are all about the control of the power.
However, even if the power is controlled, the current is still not limited. In Chapter 8, a
new droop control method named current droop controller is proposed. It is based on a
new current calculation unit, which only needs the angle of the load voltage to obtain the
active and reactive currents. These currents are then used as the control variables to limit
the current RMS value. To make the controller robust to numerical errors, disturbances,
component mismatches and parameter drifts, the structure of the robust droop controller is
adopted. It is able to achieve faster response during the load change and is able to better
limit the current RMS value at the steady state. Meanwhile, accurate load sharing, good
voltage and frequency regulation are maintained.
Finally, in Chapter 9, the main conclusions of the thesis are summarised and further
research is proposed.
1.3 Major Contributions
First, the inverter output impedance has been designed for better power quality. Inverters
are often with inductive output impedance because of the filter inductor or with resistive
output impedance in some low-voltage applications. The general understanding is that
R-inverters are better than L-inverters because resistive output impedance makes the com-
pensation of harmonics easier. However, when the inverter output impedance is designed
to be capacitive, some special characteristics are revealed. The virtual capacitance can be
designed to minimize the voltage harmonic component at a certain harmonic order, or to
minimize the voltage THD. Moreover, when it is designed to be the virtual resonant imped-
ance, the parameters could be designed to simultaneously minimise the voltage harmonic
components at many different harmonic orders, and thus further minimize the voltage THD.
Secondly, droop controllers are developed for the parallel operation of C-inverters and
for inverters with different types of output impedance. It is well know that the droop control
strategy has different forms when inverters have different types of output impedance. Thus,
after C-inverters are proposed, the robust droop controller proposed in (Zhong, 2013b)
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is further developed to enable their parallel operation. After that, in order to enable the
parallel operation of inverters with different types of output impedance, a universal droop
control principle has been proposed. It has been shown that the robust droop controller
for R-inverters actually offers one way to implement this principle. In other words, it is
actually a universal droop controller that can be applied to any practical inverter having an
impedance angle between −pi2 rad and pi2 rad.
Thirdly, a droop controller without voltage and frequency variations has been proposed.
A critical merit of the droop controller is to achieve accurate power sharing without com-
munication. However, when the communication is not adopted, droop controllers normally
have a trade-off between the power sharing and the regulation of the load voltage and the
frequency. To solve this problem, a droop controller adopting the structure of the robust
droop controller (Zhong, 2013b) and utilizing the transient droop characteristics (Guerrero
et al., 2005) is proposed. This controller can achieve proportional power sharing while
maintaining the load voltage and frequency at the nominal values without communication
between parallel connected inverters. This means that the voltage drop caused by the in-
verter output impedance will be automatically compensated.
Fourthly, a current droop controller for current limiting has been presented. With the
power droop controllers, the currents are normally not limited when a sudden load change
or short-circuit occurs. To handle this problem, the current should be directly controlled
instead of the power. A new current calculation unit has been proposed to obtain the active
and the reactive currents. It only needs the angle of the load voltage, which is obtained by
a PLL block. Then these currents are used as the control variables of the droop controller.
The structure of the robust droop controller is adopted to make the controller robust to
numerical errors, disturbances, component mismatches and parameter drifts. Compared
with the power droop controller, this controller is able to achieve faster response during the
load change and is able to limit the current RMS value at the steady state better. It can also
achieve accurate load sharing, good voltage and frequency regulation.
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Chapter 2
Literature Review
2.1 Principle of Inverter Operation
An inverter is an electrical device that converts the dc power into the ac power (Prince,
1925), where Figure 2.1 shows an example.
Fig. 2.11 Method to create AC 
and OFF, the AC flows as shown in Fig 2.12. 
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Figure 2.1: The method for dc/ac conversion (Mitsubishi, 2015).
As can be seen, when S1&S4, and S2&S3 are alternatively turned ON and OFF, the
current that flows through and the voltage across the load change the direction between
A and B, and the dc power is converted to the ac power. According to the type of the
dc supply, inverters can be divided into current-source inverters (CSI) (Phillips, 1972) and
voltage-source inverters (VSI) (Merritt, 1964; Gumaste and Slemon, 1981). According to
the type of the inverter output, inverters can be divided into current-controlled inverters
(Nabae et al., 1986) and voltage-controlled inverters (Chen and Chu, 1995). As shown
in Figure 2.1, the inverter output voltage waveform can be square wave. It can also be
modified square/sine wave, near-sine wave, or multi-level wave (Zhong and Hornik, 2013).
Besides, according to the number of output voltage phases, inverters can be divided into
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single-phase inverter, three-phase inverter, and multi-phase inverter. This thesis focuses on
the control of single-phase voltage-controlled VSI, and the output voltage is expected to be
purely sinusoidal with minimal harmonic components.
When S1&S4, and S2&S3 are periodically turned ON and OFF, the inverter output
voltage changes its direction periodically. Then, the total time for one cycle is the period
of the output voltage, and the inverse of the period is the frequency. Besides, as shown in
Figure 2.2, if S1&S4, and S2&S3 are not always ON in the corresponding half cycle, then
the average amplitude of the ac inverter output voltage would be lower than the amplitude
of the dc power voltage. The shorter the ON period, the lower the average amplitude.
Voltage - Low Voltage - High
E E
Output voltage Output 
voltage
Fig. 2.16 Method to change voltageFigure 2.15 Voltage waveform of E/2
Figure 2.2: The method for voltage regulation (Mitsubishi, 2015).
Thus, by controlling the pulse width, the frequency and amplitude of the inverter output
voltage could be controlled. This method is called Pulse Width Modulation (PWM). It has
been widely used in the control of switching devices. There are many different PWM
techniques (Holmes et al., 2003; Holtz, 1992; Asiminoaei et al., 2008; Holtz, 1994; Wong
et al., 2001; Lascu et al., 2007; 2009; Cetin and Ermis, 2009; Zhang et al., 2013b). In
order to get a desired sinusoidal voltage, a special modulation method called sinusoidal
PWM (SPWM) (Boys and Walton, 1985; Oliveira et al., 2007; Tamyurek, 2013; Narimani
et al., 2015) is usually adopted. As shown in Figure 2.3, the desired reference voltage
(modulating signal) is firstly compared with a triangular carrier wave, which results in
the chopped square waveform (pulses). Note that the modulating signal is usually purely
sinusoidal; the carrier frequency, i.e. the switching frequency, is normally much higher
than the modulation frequency. According to the averaging theory (Khalil, 2001), as long
as the switching frequency is high enough, the average of the pulses over one switching
period would be able to well approximate the original signal (Zhong and Hornik, 2013).
Then, the pulses are amplified to control the stage of the switches to generate the in-
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Carrier
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(b) Gate signal for the upper switch
(c) Gate signal for the lower switch
Figure 2.3: SPWM for a single-phase inverter (Zhong and Hornik, 2013).
verter output voltage with the same shape. In order to avoid short-circuit, the upper and the
lower switches of the same leg need to be operated in a complementary way. The harmonic
components of the generated square wave voltage are mainly located at the multiples of the
switching frequency, and could be automatically filtered by the inverter low-pass output
filter. The low frequency components of the voltage contain a replica of the modulating
signal, which indicates that the fundamental frequency of the output voltage is the same as
the reference one (A.M.Gole, 2000). The amplitude of the inverter output voltage can be
controlled by the amplitude modulation index, which is the ratio between the modulation
amplitude and carrier amplitude. Therefore, the inverter output voltage can be controlled
by the modulating signal.
2.2 Power Quality Improvement
Harmonic components that degrade the power quality inevitability exist in the inverter out-
put voltage because of the PWM method, the switching, and the nonlinear load. To improve
the power quality, the inverter output filter is normally adopted, the output impedance of
the inverter should be carefully designed, and many control schemes have been proposed.
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2.2.1 Inverter Output Filter
A filter is often installed between the inverter and the load to filter out the harmonics and
to recover the desired voltage. Various filters are available, including passive power filters
(PPFs) (Das, 2004; Chang et al., 2006; Hamadi et al., 2010; Illindala and Venkataramanan,
2012; Wu et al., 2013; Yang and Le, 2015), active power filters (APFs) (Asiminoaei et al.,
2008; Luo et al., 2009; Vodyakho and Mi, 2009; Bhattacharya et al., 2012; Acuna et al.,
2014; Alfonso-Gil et al., 2015) and hybrid APFs (HAPFs) (Flores et al., 2009; Ostroznik
et al., 2010; Shuai et al., 2011; Lam et al., 2014). APFs and HAPFs often mitigate some
of the disadvantages of passive filters, such as fixed compensation performance and system
resonance (Luo et al., 2009). However, from the economic view, PPFs are often regarded as
a better choice (Das, 2004). The most commonly used passive inverter filters are LC filters
and LCL filters, as shown in Figure 2.4. Here, the equivalent series resistances (ESR) of
the inductor and the capacitor, which are usually small values, are ignored. While the LC
filter is widely used for the inverter with local load, the LCL filter is widely used for the
grid-connected inverter. This thesis focuses on the parallel operation of inverters with local
load, which adopts LC filter as the inverter output filter, as shown in Figure 2.4(a). 
 
  
L 
C 
 
 
  
Lg L 
C 
(a) The LC filter (b) The LCL filters
Figure 2.4: The circuit model of the passive power filter.
The cut-off frequency fc of the LC filter is
fc = 12pi√LC . (2.1)
It is able to filter out the harmonics located at frequencies higher than fc. However, it causes
a resonance that would magnify the harmonic current components at approximately fc and
could lead the load voltage THD to be high. Thus, fc should be positioned outside the
area where the major current harmonic components locate. Meanwhile, fc should be much
lower than the switching frequency fsw to filter out the switching harmonics. Moreover, it
has to be high enough to provide enough bandwidth for the controller. Usually, it can be
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chosen as 13 ∼ 12 of fsw (Hatua et al., 2012; Zhong and Hornik, 2013), i.e.,
fsw
3
≤ fc ≤ fsw2 . (2.2)
Many approaches have been proposed for passive LC filter design. A systematic and
generalised design methodology was proposed for second-order output filters that gener-
ates sinusoidal voltages through space-vector modulation (Michels et al., 2006). It provides
a methodology to determine the maximum cut-off frequency of the filter that ensures spe-
cification of the highest admissible THD in the output voltages. However, this algorithm
is complex and only applicable in some limited situations. The impact of the output filter
design on both cost and efficiency of the UPS filter was studied by adopting Pareto analysis
to obtain the cost-losses trade-off curves (Pasterczyk et al., 2009). However, its models are
based on material and thermal analysis and thus rather complex. To achieve lossless damp-
ing, an active damping method was proposed, where virtual resistance is multiplied by
the individual capacitor currents at the resonant frequency and subtracted from the source
voltages (Hatua et al., 2012). Note that the virtual resistor offers an effective way to avoid
the trade-off between resonance damping and energy efficiency (Singer, 1991; Dahono
et al., 2001). Moreover, cost function of the filter has been defined for the convenience of
the filter design (Dewan and Ziogas, 1979; Dewan, 1981b; Kim et al., 2000). In this chapter,
some guidelines are given for the selection of the filter inductor and capacitor (Zhong and
Zeng, 2011; 2014).
2.2.2 Design of Inverter Output Impedance
Usually, the inverter output impedance is inductive because of the output filter inductor
and/or the highly inductive line impedance. In low-voltage applications, the line impedance
is predominantly resistive (Li and Kao, 2009). Since control strategies can be used to
change the output impedance, it can be easily forced to be resistive (Guerrero et al., 2005;
2004; 2008; 2007; 2006a), resistive-inductive (Yao et al., 2011; Yang et al., 2014; Tao
et al., 2015), or of other types (Matas et al., 2010; Kim et al., 2011; He and Li, 2012b;
Zhang et al., 2013a; Wang et al., 2014; Tao et al., 2015). It has been pointed out that the
inverter output impedance plays an important role in power sharing (Guerrero et al., 2005).
In this thesis, it would be designed for improving the power quality.
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Figure 2.5: A model of the single-phase inverter.
Different types of inverter system models are available (Kerkman et al., 1991; Holtz
and Quan, 2002; Kroutikova et al., 2007; Avelar et al., 2012; Rasheduzzaman et al., 2014;
Liu et al., 2015), including experimental, time and frequency domain models. Usually,
the frequency domain model is adopted for the convenience of the power quality analysis.
Figure 2.5 shows an inverter, which consists of a single-phase H-bridge inverter powered by
a dc source, and an LC filter. The control signal u is converted to a PWM signal to drive the
H-bridge. According to averaging theory (Khalil, 2001), the average of u f over a switching
period is the same as u, i.e. u≈ u f . Different PWM techniques and the associated switching
effect play an important role in inverter design (Neacsu, 2008; Manias et al., 1987; Wu
et al., 2011), but from the control point of view the PWM block and the H-bridge can be
ignored when designing the controller, see e.g. (Zhong, 2013b; Patel and Agarwal, 2008;
Sun, 2011; Matas et al., 2010). In particular, this is true when the switching frequency is
high enough.
As shown in Figure 2.5(a), the output impedance of an inverter is defined at the terminal
with the load voltage vo and the filter inductor current i. Then, the inverter can be modelled
as shown in Figure 2.5(b) as the series connection of a voltage reference vr and the output
impedance Zo. This is equivalent to regarding the filter capacitor as a part of the load
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(Zhong, 2013b).
According to Figure 2.5(a), ignoring the ESR of the inductor,
u f = sLi+ vo. (2.3)
Since the average of u f over a switching period is approximately the same as u,
vr = u≈ sLi+ vo (2.4)
and
vo ≈ vr−Zo (s) i (2.5)
with
Zo (s) = sL (2.6)
where vr is the reference voltage, Zo(s) is the output impedance. As can be seen, the output
impedance Zo is inductive when no controller is adopted.
As shown in Figure 2.6, the control strategy could be adopted to change the inverter
output impedance to be resistive (Guerrero et al., 2005; 2007; Zhong, 2013b).
Ki
-u
i
vr
Figure 2.6: A controller to achieve the R-inverter.
According to Figure 2.6,
u = vr−Kii. (2.7)
Then,
vr−Kii≈ sLi+ vo (2.8)
which gives the output impedance Zo(s)
Zo (s) = Ki + sL. (2.9)
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This is equivalent to connect a virtual resistor Ki in series with the filter inductor L. If Ki is
big enough, then the effect of the inductor sL is not significant and the output impedance
can be made nearly purely resistive at the fundamental frequency, i.e., roughly
Zo (s)≈ Ki. (2.10)
If the effect of Ki is almost the same as the effect of the inductor sL, the output impedance
would be resistive and inductive at the fundamental frequency, i.e., roughly
Zo (s)≈ Ki + sL. (2.11)
Arguably, the R-inverter is better than the L-inverter (Guerrero et al., 2005; 2004; 2008;
2007; 2006a) because its impedance does not change with the frequency and the effect of
nonlinear loads (harmonic current components) on the voltage THD can be compensated
more easily. In this thesis, the inverter output impedance would be designed to be capacitive
and optimised to minimize the load voltage THD (Zhong and Zeng, 2011; 2014).
2.2.3 Design of Control Schemes
Many control methods have been presented to improve the power quality (Zhan et al., 2006;
Mohamed et al., 2012; Khadkikar, 2013; Kumar and Mishra, 2014). Several feedback con-
trol schemes, e.g. deadbeat or hysteresis controllers (Timbus et al., 2006; Blaabjerg et al.,
2006), have been proposed for inverters to reduce the THD. However, these controllers
alone cannot eliminate the periodic distortion caused for example by non-linear loads. To
eliminate the periodic distortion, a simple learning control method named repetitive control
theory (Hara et al., 1988) is adopted. It is a closed-loop system using the internal model
principle (Francis and Wonham, 1975). This system has a large gain at the fundamental
and all harmonic frequencies, and thus can handle a large amount of harmonics at the same
time. Repetitive control has already been successfully used in many applications to gain
very low THD, including grid-connected inverters (Hornik and Zhong, 2011; 2010b) and
constant-voltage constant-frequency (CVCF) PWM inverters (Ye et al., 2007; 2006; Wang
et al., 2007; Zhang et al., 2008; Chen et al., 2008; Tzou et al., 1999). Many other strategies
are also available to obtain low THD in the microgrid voltage (Hornik and Zhong, 2010b;
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Weiss et al., 2004) and/or the current sent to and from the gird (Hornik and Zhong, 2010a;
2011; Zhong, 2013a).
For parallel-operated inverters, the power quality problem could be addressed together
with the load sharing problem, for example, via injecting a harmonic voltage according
to the output harmonic current (Borup et al., 2001) or via introducing a voltage feedback
loop (Zhong et al., 2011; Zhong, 2013a). In this thesis, the inverter output impedance is
designed to improve the power quality, and the droop controller is developed for accurate
load sharing, good voltage and frequency regulation (Zhong and Zeng, 2011; 2014).
2.3 Parallel Operation of Inverters
A key method for the parallel operation of inverters is the droop control (Guerrero et al.,
2005; 2007; Barklund et al., 2008; Mohamed and El-Saadany, 2008; Guerrero et al., 2011;
Tuladhar et al., 1997; Majumder et al., 2010; Brabandere et al., 2007; Zhong and Weiss,
2011; Guzman et al., 2014), which is able to maintain accurate load sharing, excellent
voltage and frequency regulation. It is widely used in conventional power generation sys-
tems (Diaz et al., 2010). Its advantage is that no external communication mechanism is
needed among the inverters (Tuladhar et al., 1997; Chandorkar et al., 1993). This enables
good sharing for linear and/or nonlinear loads (Tuladhar et al., 1997; 2000; Borup et al.,
2001; Coelho et al., 2002; Guerrero et al., 2004; 2006a; Hu et al., 2014). In some cases,
external communication means are still adopted for load sharing (Chen et al., 2010) and
restoring the microgrid voltage and frequency (Guerrero et al., 2009; 2011).
The equal sharing of linear and nonlinear loads were intensively investigated and high
accuracy of equal sharing can be achieved (Guerrero et al., 2005; 2007; Borup et al., 2001;
Guerrero et al., 2004; 2006a). A control method was presented in (Borup et al., 2001)
for equal power sharing of two three-phase power converters with harmonic compensa-
tion connected in parallel. A wireless load-sharing controller was proposed in (Guerrero
et al., 2007) for islanding parallel inverters in an ac-distributed system. A configuration is
proposed in (Shahparasti et al., 2012) for equal sharing of parallel uninterruptible power
supplies (UPSs) based on Z-source inverters (ZSIs), which has removed some limitations
of the conventional parallel UPSs. Another control strategy achieved equal power sharing
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by drooping the virtual flux instead of the load voltage (Hu et al., 2014).
Many control schemes for proportional power sharing were also presented (Tuladhar
et al., 2000; He and Li, 2012a; Guzman et al., 2014). A voltage bandwidth droop control
was used to share nonlinear loads in (Tuladhar et al., 1997). For accurate proportional
load sharing, a small signal injection method was proposed to improve the reactive power
sharing accuracy (Tuladhar et al., 2000), which can also be extended to harmonic current
sharing. An important contribution was made in (Guerrero et al., 2005; 2004), where a
droop controller for inverters with resistive output impedance was proposed for sharing
linear and nonlinear loads (Guerrero et al., 2007; 2006a). In (He and Li, 2012a), the react-
ive power control error was first obtained and then a slow integration term was adopted for
reactive power sharing. Besides, in the application of ac microgrids with utility grid con-
nection, centralized control techniques with strong communication among parallel operated
inverters were used, such as the master/slave operation (Zhao et al., 2012; Farhadi and Mo-
hammed, 2014). To avoid the communication, a power sharing strategy was presented in
(Guzman et al., 2014), which is based on the field-programmable gate array (FPGA) im-
plementation of the adaptive linear neuron with frequency-locked loop (ADALINE&FLL).
Besides, a voltage control loop with a direct droop scheme and a power control loop with
a complementary inverse droop scheme were implemented for dispatchable sources and
nondispatchables ones of the microgrid, respectively (Guzman et al., 2014). However,
inverters controlled by the these droop controllers should have the same per-unit output im-
pedance over a wide range of frequencies. To handle this problem, a robust droop controller
for R-inverter (Zhong, 2013b), which is robust to numerical errors, disturbances, compon-
ent mismatches and parameter drifts, was proposed. This controller can achieve accurate
power sharing, while maintaining good regulations of the load voltage and the frequency.
The concept of the droop control is from the rotating generators, whose frequency and
active power are closely interconnected. As shown in Figure 2.7, when the load torque
increases while the prime mover torque remains the same, the rotational speed and directly
the frequency will decrease, and vise versa. The droop controller is trying to achieve the
frequency reduction with increased load in a controlled and stable manner.
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Figure 2.7: The concept of the droop controller.
2.3.1 Conventional Droop Controller
As shown in Figure 2.5(b), an inverter can be modelled as a reference voltage source with
an output impedance Zo. The real power P and the reactive power Q dispatched to the
terminal via the output impedance Zo are
P = (
EVo
Zo
cosδ − V
2
o
Zo
)cosθ + EVo
Zo
sinδ sinθ (2.12)
Q = (EVo
Zo
cosδ − V
2
o
Zo
)sinθ − EVo
Zo
sinδ cosθ (2.13)
where δ is the phase difference between the supply and the terminal, θ is the angle of the
inverter output impedance, E is the RMS value of the inverter source voltage, Vo is the
RMS value of the load voltage vo.
For L-inverters, θ = 90◦. Then
P =
EVo
Zo
sinδ and Q = EVo
Zo
cosδ − V
2
o
Zo
.
When δ is small,
P≈ EVo
Zo
δ and Q≈ E−Vo
Zo
Vo
and roughly,
P∼ δ and Q∼Vo.
Hence, the conventional droop control strategy takes the form
E = E∗−nQ (2.14)
ω = ω∗−mP (2.15)
17
where E∗ is the rated RMS voltage of the inverter, ω∗ and ω are the rated and measured
system line frequency, n and m are the droop coefficients. This strategy is sketched in
Figure 2.8(a).
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Figure 2.8: Droop controllers for the L-inverter and the R-inverter.
For R-inverters, θ = 0◦. Then
P =
EVo
Zo
cosδ − V
2
o
Zo
and Q =−EVo
Zo
sinδ .
When δ is small,
P≈ E−Vo
Zo
Vo and Q≈−EVoZo δ
and, roughly,
P∼Vo and Q∼−δ .
Hence, the conventional droop control strategy takes the form
E = E∗−nP (2.16)
ω = ω∗+mQ. (2.17)
This is sketched in Figure 2.8(b). It is obvious that the droop control strategy has different
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forms for L-inverters and R-inverters, and thus would have a different form for C-inverters.
In this thesis, the output impedance of the inverter was designed to be capacitive, and the
droop controller was further developed for the parallel operation of C-inverters (Zhong and
Zeng, 2011; 2014).
2.3.2 Robust Droop Controller
Conventional droop controllers rely on the accurate tuning of the control parameters as
there is not a mechanism that is robust against numerical errors, disturbances, component
mismatches and parameter drifts, etc. (Zhong, 2013b). These controllers require that all
the inverters have the same per-unit output resistance over a wide range of frequencies. A
significant breakthrough has been made in (Zhong, 2013b), where a robust droop controller
has been proposed to achieve accurate sharing of real power and reactive power at the same
time, while maintaining the load voltage and the frequency within the desired range.
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Figure 2.9: The robust droop controller for the R-inverter (Zhong, 2013b).
As shown in Figure 2.9,
˙E = Ke(E∗−Vo)−nP (2.18)
ω = ω∗+mQ. (2.19)
It is able to share both real power and reactive power accurately even if the per-unit output
impedance are not the same and/or there are numerical errors, disturbances and noises
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because, at the steady state, there is
nP = Ke(E∗−Vo). (2.20)
This means
nP = constant (2.21)
as long as Ke is the same for all inverters. This guarantees the accurate sharing of active
power in proportion to their ratings. As long as the system is stable, which leads to the
same frequency, the reactive power can be guaranteed as well (Zhong, 2013b). According
to (2.20), the load voltage is
Vo = E∗− nPKeE∗E
∗. (2.22)
It can be maintained within the desired range via choosing a big Ke. Hence, the control
strategy also has very good capability of voltage regulation.
In this thesis, the structure of the robust droop controller has been adopted to make the
proposed controllers robust to the numerical errors, disturbances, component mismatches
and parameter drifts.
2.3.3 Droop Controller for RL-inverters
Another problem is the parallel operation of the inverters with different types of output
impedance. As is well known, the droop control strategy has a different form if the inverter
has a different type of output impedance and, so far, it is impossible to operate inverters with
different types of output impedance, e.g. inductive and capacitive, in parallel. The inverter
output impedance in most of the cases (around the fundamental frequency) is inductive but
can also be resistive (Guerrero et al., 2005; Zhong, 2013b), capacitive (Zhong and Zeng,
2011; 2014), resistive-inductive (RL-inverters) (Brabandere et al., 2007; Yao et al., 2011;
Bevrani and Shokoohi, 2013; Khan et al., 2013; Sun et al., 2014b; Karimi-Ghartemani,
2015) or resistive-capacitive (RC-inverters). However, accurate knowledge of the inverter
output impedance is usually not available a priori. Therefore, several identification methods
have been proposed, such as a fundamental impedance identification method with online
real-time calculation capability (Sun et al., 2014a), which requires many transformations.
Even if the inverter output impedance is known, as droop controllers change the form when
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the inverter output impedance changes the type (Zhong and Hornik, 2013), it would be
still impossible to operate these inverters in parallel, which is inevitable for large-scale
utilization of distributed generations and renewable energy sources.
In the literature, there have been some attempts to find droop controllers that work for
more general cases (Brabandere et al., 2007; Yao et al., 2011; Bevrani and Shokoohi, 2013;
Khan et al., 2013; Sun et al., 2014b; Karimi-Ghartemani, 2015). An orthogonal linear rota-
tional transformation matrix was adopted to modify the active power and the reactive power
so that, for L-, R- and RL-inverters, the power angle could be controlled by the modified
active power and the inverter voltage could be controlled by the modified reactive power
(Brabandere et al., 2007). However, the ratio of R/X needs to be known, where R and X
are the resistance and inductance of the inverter output impedance, respectively. A dif-
ferent droop control method added a virtual complex impedance to redesign the angle of
the new output impedance to be approximately pi/4, so that the droop form could be fixed
(Yao et al., 2011). Nevertheless, the virtual complex impedance needs to be carefully de-
signed. A generalized droop controller (GDC) based on an adaptive neuro-fuzzy interface
system (ANFIS) was developed in (Bevrani and Shokoohi, 2013) to handle a wide range
of load change scenarios for L-, R- and RL-microgrids, but resulted in a very complicated
structure. Additionally, an active power and reactive power flow controller, which took into
account all cases of the R–L relationship, was proposed for three-phase pulse width modu-
lated voltage source inverters (Khan et al., 2013). But the phase shift needs to be obtained
for its power transformation. Moreover, an adaptive droop control method was proposed
based on the online evaluation of power decoupling matrix (Sun et al., 2014b), which was
obtained by the ratio of the variations of the active power and the reactive power under a
small perturbation on the voltage magnitude. Recently, an integrated synchronisation and
control strategy was proposed to operate single-phase inverters in both grid-connected and
stand-alone modes (Karimi-Ghartemani, 2015). However, all these controllers only work
for L-, R- and RL inverters (RL-controller), but not for C-, or RC-inverters.
In this thesis, a droop controller for C-, R- and RC-inverters (RC-controller) is firstly
proposed. Then a universal droop controller that, for the first time, can be applied to L-,
R-, C-, RL- and RC-inverters has been presented.
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2.3.4 Voltage and Frequency Regulation
Despite these improvements, droop controllers have a trade-off between the power shar-
ing and the regulation of the load voltage and frequency. Then, a question arises: Is it
possible to have accurate power sharing without any load voltage or frequency deviation?
There has been some research on this problem. Excellent equal power sharing is obtained
without deviations in either the amplitude or the frequency of the inverter reference voltage
in (Guerrero et al., 2005) via adjusting the output impedance value and the load voltage
frequency. Nevertheless, it can not avoid the voltage drop caused by the inverter output im-
pedance, which means that the load voltage amplitude still has a deviation from the nominal
one. In fact, the larger the load current and the inverter output impedance, the further the
load voltage amplitude deviates. Besides, this controller does not work for proportional
active power sharing, where the ratio is not 1:1.
To solve these problems, in this thesis, a droop controller adopting the structure of
the robust droop controller (Zhong, 2013b) and utilizing the transient droop characteristics
(Guerrero et al., 2005) is proposed. This controller can achieve proportional power sharing
while maintaining the load voltage amplitude and frequency at the nominal values.
2.3.5 Current Limiting
Most droop controllers take the power as the control variable. However, even if the power
is controlled, the current is still not limited when a sudden load change or short-circuit
occurs. A possible solution is to directly control the active and the reactive currents (Bra-
bandere et al., 2007; Liu et al., 2012; Khodadoost Arani et al., 2013). In (Brabandere et al.,
2007), the active and the reactive currents were obtained according to the voltage differ-
ence between the reference ac voltage sources and the grid voltage across virtual complex
impedance. A method proposed in (Liu et al., 2012) calculated the active and the react-
ive currents based on the calculation of active and reactive power. However, both these
two methods need the ratio of the real inverter output resistance over reactance. Another
method presented in (Khodadoost Arani et al., 2013) used the amplitude and phase angle
of the load current, as well as the power angle of the load voltage to obtain the active and
the reactive currents. However, two Fourier blocks are needed and all the inverters have to
have the same per-unit output resistance.
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In this thesis, a current droop controller based on a simple but effective current calcu-
lation unit and with the structure of the robust droop controller is proposed. It is able to
achieve faster response during the load change and is able to better limit the current RMS
value at the steady state. Meanwhile, accurate load sharing, good voltage and frequency
regulation are maintained.
2.3.6 Stability Analysis
The dynamic characteristics and the stability of the parallel-operated inverter system can be
obtained by the small signal stability analysis after the linearisation around the equilibrium
point (Al Haddad et al., 1987; Coelho et al., 2002; Wang and Freitas, 2008; Liu et al.,
2009; Wen et al., 2015). Take L-inverters with the conventional droop controller (2.14)
and (2.15) for example, and considering the measuring block of the power, around the
equilibrium point, the linearised droop controller is
△E(s) =− ω f n
s+ω f
△Q(s) (2.23)
△ω(s) =− ω f m
s+ω f
△P(s). (2.24)
where ω f is the cut-off frequency of the measuring filter. So in the time domain, these
correlations are
△ ˙E =−ω f△E−ω f n△Q (2.25)
△ω˙ =−ω f△ω−ω f m△P. (2.26)
Then, the expressions for active and reactive power (2.12) and (2.13) could be combined
with (2.25) and (2.26), and then the characteristicequation for the whole system can be
obtained. Based on the characteristic equation, the dynamic characteristics and the system
stability could be analysed. In this thesis, the small signal stability analysis has been used
to study the stability of the inverter system with proposed droop controllers.
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Chapter 3
C-inverters: Inverters with Capacitive
Output Impedance
The voltage THD can be improved by investigating the role of the output impedance
(Dewan, 1981a; Wu et al., 2012; 2013; Gomez Jorge et al., 2012). Mainstream inverters
have inductive output impedance at low frequencies because of the filter inductor. The out-
put impedance of an inverter can also change with the control strategy adopted (Guerrero
et al., 2005; 2007; 2004; He and Li, 2012b; Zhang et al., 2013a). The general understand-
ing is that R-inverters are better than L-inverters because resistive output impedance makes
the compensation of voltage harmonics easier. Some questions arise immediately. For ex-
ample, 1) Is it possible to have inverters with capacitive output impedance? 2) If so, what
are the advantages, if any? 3) If so, how to achieve parallel operation for such inverters?
In this chapter, a simple but effective control strategy is proposed to design the output
impedance of an inverter to be capacitive (Zhong and Zeng, 2011; Zhong and Hornik,
2013). Then, the control parameter (i.e. the output capacitance) is designed to guarantee the
stability and, furthermore, optimised to minimise the THD of the load voltage. Moreover,
detailed analyses are carried out to provide guidelines for selecting the filter components
for C-inverters. Note that the typically-needed voltage loop to track a voltage reference
(Guerrero et al., 2007; 2005; Ryan et al., 1997) is not adopted, which reduces the number
of control parameters and the complexity of the controller. Simulation and experimental
results are presented to demonstrate the feasibility and performance of C-inverters and the
guidelines for the component selection. It is shown that, with the same hardware, the lowest
voltage THD is obtained when the inverter is designed to be a C-inverter.
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Note that the output impedance of an inverter can be defined at different terminals that
have different pairs of voltage and current and hence can be different. In this chapter, the
output impedance of an inverter is defined at the terminal with the load voltage and the
filter inductor current. In order to avoid confusion, the output impedance that takes into
account the effect of the filter capacitor and the control strategy is called the overall output
impedance. At low frequencies, for which the major voltage harmonics are concerned,
the overall output impedance is more or less the same as the output impedance without
considering the filter capacitor.
The rest of the chapter is organised as follows. A controller is proposed in Section 3.1 to
force the output impedance of an inverter to be capacitive and the stability is analysed. The
control parameter is optimised to minimise the voltage THD in Section 3.2 and guidelines
for selecting the filter components are provided in Section 3.3. Simulation and experimental
results are presented in Section 3.4 and 3.5, followed by conclusions and discussions made
in Section 3.6.
3.1 Design of C-inverters
3.1.1 Implementation
The inverter can be modelled as shown in Figure 2.5(b) as the series connection of a voltage
reference vr and the output impedance Zo. Here, the controller shown in Figure 3.1 is
proposed to make the output impedance of an inverter capacitive.
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Figure 3.1: A controller to achieve the C-inverter.
The following two equations hold for the closed-loop system consisting of Figure 2.5(a)
and Figure 3.1:
u = vr− 1
sCo
i and u f = (R+ sL)i+ vo (3.1)
26
where R is the ESR of the inductor, which is normally small but not exactly 0. Since the
average of u f over a switching period is the same as u, there is (approximately)
vr− 1
sCo
i = (R+ sL)i+ vo (3.2)
which leads to
vo = vr−Zo (s) · i (3.3)
with the output impedance Zo(s) given by
Zo (s) = R+ sL+
1
sCo
. (3.4)
As a result, the integrator block 1
sCo is added virtually to the original output impedance of
the inverter. This is equivalent to connecting a virtual capacitor Co (inside the inverter) in
series with the filter inductor L. It is worth noting that the original filter capacitor C is still
required. Although the virtual capacitance introduced by the feedback changes the output
impedance within the bandwidth of the controller, the switching noises are often far beyond
the reach of this control and an LC filter is still needed to suppress switching noises. The
impact of the control strategy is on the change of the inverter dynamics, with some practical
implications discussed in the rest of this section.
If the capacitor Co is chosen small enough, the effect of the inductor (R+ sL) is not
significant and the output impedance can be made nearly purely capacitive around the fun-
damental frequency, i.e., roughly
Zo (s)≈ 1
sCo
. (3.5)
Hence, the virtual capacitor Co resonates with the filter inductor L at a frequency higher
than the fundamental frequency, which is able to reduce the harmonic voltage dropped
on the filter inductor caused by the current harmonics. This allows C-inverters to achieve
better voltage quality than R- and L- inverters without additional hardware cost.
3.1.2 Stability of the Current Loop
When the controller is implemented digitally, the effect of computation and PWM con-
version can be approximated by a one-step delay e−sTs , where Ts is the sampling period.
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Hence, the approximate block diagram of the current loop can be derived as shown in
Figure 3.2(a). The corresponding open-loop transfer function is
L(s) =
1
sCo
1
sL+R
e−sTs (3.6)
which has a pole at s = 0 but does not have any unstable poles in the right-half-plane of
the s-domain. A typical Nyquist plot of such systems is shown in Figure 3.2(b). In order to
make sure that the system is stable, according to the well-known Nyquist theorem, the plot
should not encircle the critical point (−1, 0). Assume that the plot crosses the real axis for
the first time at the frequency ω0, then ω0 satisfies
−pi
2
− atanω0L
R
−ω0Ts =−pi . (3.7)
In other words, ω0 can be found as the first positive number from 0 that satisfies
R
ω0L
= tan(ω0Ts). (3.8)
At this frequency, the loop gain 1
ω0Co
√
ω20 L2+R2
should be less than 1. In other words, the
loop is stable if
1
Co
< ω0
√
ω20 L2 +R2. (3.9)
It can be easily seen that
0 < ω0 <
pi
2Ts
. (3.10)
Hence, the current loop is stable if
1
Co
<
pi
2Ts
√
(
piL
2Ts
)2 +R2 (3.11)
of which the right-hand side is about ( pi2Ts )
2L for small R ≈ 0. In other words, the loop is
stable if the capacitance Co or the sampling frequency fs = 1Ts is chosen large enough so
that the sampling frequency fs is larger than four times the resonant frequency 12pi√LCo with
L, which can be easily met without any problem. Note that R is not exactly zero in reality,
which helps maintain the stability of the loop.
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Figure 3.2: The current loop.
3.1.3 DC Offset in the System
Because of the presence of the integrator 1
sCo , any dc offset in the current i, e.g. that caused
by the conversion process or faults in the system, would lead to a dc offset in the load
voltage. To avoid this problem, some simple mechanisms can be adopted. For example,
the integrator 1
sCo can be reset when the inductor current passes zero if the offset exceeds
a given level. Alternatively, the integrator 1
sCo can be slightly modified as
1
sCo+ε with a
negligible positive number ε ≈ 0. This is equivalent to putting a large resistor 1ε in parallel
with Co, which does not change the performance at non-dc frequencies.
3.2 Optimisation of the Voltage Quality
Voltage harmonics mainly come from two sources: the inverter because of the pulse-width-
modulation, the switching, and the non-linear loads/grid (Zhong and Hornik, 2013). Even
when a purely sinusoidal voltage supply is provided, non-linear loads will generate har-
monic currents, which then cause harmonic voltages because of the inverter output imped-
ance. According to (3.3), in order to obtain low THD for vo, there are two options: one
is to make sure that the reference voltage vr is able to provide the right amount of har-
monic voltages to compensate the harmonic voltage dropped on the output impedance, and
the other is to keep vr clean and maintain a small output impedance Zo over the range of
the major harmonic current components. The first option has been widely investigated in
the literature, e.g. by using the repetitive control strategy (Hornik and Zhong, 2011; Tzou
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et al., 1999; Hornik and Zhong, 2010b; Chen et al., 2008; Garcia-Cerrada et al., 2007; Zhou
and Wang, 2003; Zhou et al., 2009; Costa-Castello et al., 2004; Escobar et al., 2008) or by
harmonics injection (Borup et al., 2001). However, the second option has not been fully
explored and will be studied in details in this chapter. Strictly speaking, the second option
should lead to a small output impedance but this fact has not been well understood.
Assume that the output current of the inverter is
i =
√
2Σ∞h=1Ih sin(hωt +φh) (3.12)
where ω is the system frequency. Then the amplitude of the h-th harmonic voltage dropped
on the output impedance is
√
2Ih |Zo( jhω)|. Moreover, assume that the voltage reference
vr is clean and sinusoidal and is described as
vr =
√
2E sin(ωt +δ ). (3.13)
Then the fundamental component of the load voltage is
v1 =
√
2E sin(ωt +δ )−
√
2I1 |Zo( jω)|sin(ωt +φ1 +θ) (3.14)
=
√
2V1 sin(ωt +β ) (3.15)
with
V1=
√
E2 + I21 |Zo( jω)|2−2EI1 |Zo( jω)|cos(φ1 +θ −δ ) (3.16)
β = arctan( ω |Zo( jω)|sin(φ1 +θ −δ )
I1 |Zo( jω)|cos(φ1 +θ −δ )−E ). (3.17)
The sum of all harmonic components in the load voltage is
vH =
√
2Σ∞h=2Ih |Zo( jhω)|sin(hωt +φh +∠Zo( jhω)). (3.18)
It is clear that v1 and vH do not affect each other. v1 is determined by the clean reference
voltage, the fundamental current and the output impedance at the fundamental frequency.
vH is determined by the harmonic current components and the output impedance at the
harmonic frequencies.
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According to the definition of THD, the THD of the load voltage is
THD =
√
Σ∞h=2I2h |Zo( jhω)|2
V1
×100%. (3.19)
Hence, the THD is mainly affected by the output impedance at harmonic frequencies. As a
result, it is feasible to optimise the design of the output impedance at harmonic frequencies
to minimise the THD of the load voltage.
For the C-inverter designed in the previous section, according to (5.3), there is
|Zo( jhω∗)|2 = R2 +(hω∗L− 1hω∗Co )
2 (3.20)
where ω∗ is the rated angular system frequency. In order to minimise the THD of the load
voltage, the virtual capacitor Co should be chosen to minimise
Σ∞h=2I
2
h |Zo( jhω∗)|2 (3.21)
because the fundamental component V1 can be assumed to be almost constant. This is
equivalent to
min
Co
Σ∞h=2i21h(hω∗L−
1
hω∗Co
)2 (3.22)
where i1h = IhI1 is the normalised h-th harmonic current Ih with respect to the fundamental
current I1. Depending on the distribution of the harmonic current components, different
strategies can be obtained.
Assume that the harmonic current is negligible for the harmonics higher than the N-th
order (with an odd number N). Then Co can be found via solving (3.22). Define
f (Co) = ΣNh=2i21h(hω∗L−
1
hω∗Co
)2. (3.23)
Then Co needs to satisfy
d f (Co)
dCo
= 2ΣNh=2i
2
1h(hω∗L−
1
hω∗Co
)
1
hω∗C2o
= 0 (3.24)
which is equivalent to
ΣNh=2i
2
1h(L−
1
(hω∗)2Co
) = 0. (3.25)
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Hence,
ΣNh=2i
2
1hL =
1
(ω∗)2Co
ΣNh=2
i21h
h2
(3.26)
and the optimal capacitance can be solved as
Co =
1
(ω∗)2L
ΣNh=2
i21h
h2
ΣNh=2i
2
1h
(3.27)
which is applicable for any current i with a known harmonic profile. The corresponding
f (Co) is
fmin(Co) = (ω∗L)2ΣNh=2i21h(h−
1
h
ΣNh=2i
2
1h
ΣNh=2
i21h
h2
)2. (3.28)
Hence, the THD of vo is in proportion to the inductance L of the inverter LC filter. A
small L does not only reduce the cost, size, weight and volume of the inductor but also
improves the voltage quality. However, a small L leads to a high didt for the switches and
large current ripples. See the guidelines of selecting the components in the next section for
details. Moreover, since 1Co ∼ L, a small L leads to a small gain for the integrator, which is
good for the stability of the current loop.
If the distribution of the harmonic components is not known, then it can be assumed that
the even harmonics are 0, which is normally the case, and the odd harmonics are equally
distributed. As a result, the optimal Co can be chosen, according to (3.27), as
Co =
1
(ω∗)2L
Σh=3,5,7, ...,N 1h2
(N−1)/2 . (3.29)
This can be written as
Co =
1
(ω∗)2L
1
(N−1)/2(
1
32 +
1
52 + ...+
1
N2
) (3.30)
where (N−1)/2 is the number of terms in the summation. The corresponding f (Co) is
fmin(Co) = (ω∗L)2Σh=3,5,7, ...,N (h− 1h
(N−1)/2
Σh=3,5,7, ...,N 1h2
)2. (3.31)
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If a single h-th harmonic component is concerned, then the optimal Co is
Co =
1
(hω∗)2L . (3.32)
This forces the impedance at the h-th harmonic frequency close to 0 and hence no voltage
at this frequency is caused, assuming R = 0. According to the stability analysis carried out
in the previous section, the current loop is stable in this case if (hω∗)2L < ( pi2Ts )
2L, or in
other words if fs > 4h f ∗, where f ∗ = ω∗2pi is the rated system frequency.
3.2.1 Case I: To Minimise the 3rd and 5th Harmonic Components
In most cases, it is enough to consider the 3rd and 5th harmonics only. This gives the
optimal capacitance
Co =
17
225(ω∗)2L . (3.33)
As a result, the output impedance is
Zo( jω) = R+ jω∗L( ω
ω∗
− 225
17
ω∗
ω
). (3.34)
The gain factor ωω∗ − 22517 ω
∗
ω of the imaginary part with respect to the normalised frequency
ω
ω∗ is shown in Figure 3.3. It changes from negative to positive at approximately
ω
ω∗ =
3.638. At the fundamental frequency, i.e., when ω = ω∗, the output impedance is
Zo = R− j20817 ω
∗L≈− j12.23ω∗L. (3.35)
It is nearly purely capacitive as expected because R is normally smaller than ω∗L.
3.2.2 Case II: To Minimise the 3rd Harmonic Component
In this case, the optimal Co is
Co =
1
(3ω∗)2L (3.36)
and the corresponding impedance is
Zo( jω) = R+ jω∗L( ω
ω∗
− 9ω
∗
ω
). (3.37)
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Figure 3.3: The gain factors to meet different criteria.
The gain factor ωω∗ − 9ω
∗
ω of the imaginary part with respect to the normalised frequency
ω
ω∗ is also shown in Figure 3.3. It changes from negative to positive at ω = 3ω
∗
. At the
fundamental frequency, i.e., when ω = ω∗, the output impedance is
Zo = R− j8ω∗L≈− j8ω∗L (3.38)
which is nearly purely capacitive as well.
3.2.3 Case III: To Minimise the 5th Harmonic Component
In this case, the optimal Co is
Co =
1
(5ω∗)2L (3.39)
and the corresponding impedance is
Zo( jω) = R+ jω∗L( ω
ω∗
− 25ω
∗
ω
). (3.40)
The gain factor ωω∗ − 25ω
∗
ω of the imaginary part with respect to the normalised frequency
ω
ω∗ is also shown in Figure 3.3. It changes from negative to positive at ω = 5ω
∗
. At the
fundamental frequency, i.e., when ω = ω∗, the output impedance is
Zo = R− j24ω∗L≈− j24ω∗L. (3.41)
This is nearly purely capacitive as well.
34
3.3 Component Selection
3.3.1 Selection of the Filter Inductor L
As discovered in the previous section, the smaller the filter inductor, the smaller the output
impedance and better the voltage quality. Thus, it is better to have a small output inductor
than a big one. This leaves the selection of the filter inductor to meet the requirement on
the allowed current ripples only. According to (Wu et al., 2012), it is recommended that
the current ripples should satisfy
0.156 ∆I
Ire f
6 0.4 (3.42)
with
∆I = Udc
4L fs (3.43)
where ∆I is the inductor current ripple and Ire f is the rated peak current at the fundamental
frequency. Thus, the inductor should be chosen to satisfy
5Udc
8 fsIre f 6 L6
5Udc
3 fsIre f . (3.44)
This could be applied to analyse the impact on the dc-bus voltage. For example, assume
that L is selected to achieve the maximum current ripple of 0.4Ire f . Moreover, . assume
that the peak of the h-th harmonic current reaches 50% of Ire f . Then the voltage drop of
the h-th harmonic current on the inductor is hω∗ 5Udc8 fsIre f ×
Ire f
2 =
5hω∗
16 fs Udc. In other words,
the maximum increase of the required dc bus voltage is 5hω∗16 fs ×100%. For h = 5, fs = 10
kHz and ω∗ = 100pi rad/sec, this is 4.9% so it is not demanding at all and there is no need
to take any special action when determining the dc bus voltage.
3.3.2 Selection of the Filter Capacitor C
The main function of the LC filter is to attenuate the harmonics generated by the PWM
conversion and the H-bridge via re-producing the control signal u, especially the harmonics
around the switching frequency fs. When there is no load, the transfer function between u f
and vo is
H(s) =
1
s2LC+1 . (3.45)
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Indeed, the virtual capacitor Co does not change the role of the LC filter in suppressing
the switching noises because the actual output voltage u f generated by the inverter is still
passed through the LC filter. The cut-off frequency fc can be found from
|H( j2pi fc)|= 1|1− (2pi fc)2LC| =
1√
2
(3.46)
as
fc = 12pi√LC
√√
2+1 (3.47)
which is about 1.5 times of the resonant frequency 12pi√LC . Since it is very close to the
resonant frequency, it is reasonable to use the resonant frequency when selecting the com-
ponents. The overall output impedance Z(s) after taking into account the filter capacitor:
Z(s) =
Zo(s) 1sC
Zo(s)+ 1sC
=
Zo(s)
sCZo(s)+1
. (3.48)
At low frequencies, one has
Z(s)≈ Zo(s) = R+ sL+ 1
sCo
(3.49)
and at high frequencies,
Z(s)≈ 1
sC . (3.50)
This actually verifies that the definition of the output impedance Zo without considering
the filter capacitor C does not materially affect the analysis at low frequencies. Defining
the output impedance at the terminal with the load voltage and the filter inductor current is
simply to facilitate the presentation.
For conventional inverters, which are mainly L-inverters, Z(s) is inductive at low fre-
quencies. Hence, the overall output impedance Z(s) changes its type from inductive to
capacitive at the resonant frequency. However, according to (5.26), the overall output im-
pedance Z(s) for the C-inverters designed above is
Z(s) =
sL+R+ 1sCo
s2LC+ sCR+ CCo +1
. (3.51)
It is capacitive at both low frequencies ( 1
sCo ) and high frequencies (
1
sC ). In order to bet-
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Figure 3.4: The overall output impedance of an L-inverter and a C-inverter after taking into
account the filter capacitor C.
ter demonstrate this, the Bode plots of the overall output impedance of typical L- and
C-inverters are shown in Figure 3.4. This figure is obtained with the parameters of the
experiment given in Section 3.5, and Co is set to reduce the 3rd load voltage harmonic
component. The output impedance of the C-inverter is capacitive over a wide range of
both low and high frequencies and is inductive only over a small range of mid-frequencies.
There is a series resonance between L and Co, in addition to the parallel resonance between
L and C, which is slightly changed because of Co. The output impedance of the L-inverter
is inductive for low frequencies up to the resonant frequency of the filter and capacitive for
the frequencies above.
The optimisation of the voltage quality discussed in the previous subsection is achieved
via tuning the series resonance between L and Co. Since the load current io may include a
large amount of harmonic components, especially when the load is nonlinear, the parallel
resonance between L, C and Co should be considered when designing the filter. According
to (3.51), the parallel resonant frequency fr can be obtained as
fr = 12pi
√
C+Co
LCCo
=
1
2pi
√
LC
√
C
Co
+1. (3.52)
With the same L and C, the resonance frequency fr of C-inverters is higher than, but very
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close to, that of the corresponding L-inverter or R-inverters, which is 12pi√LC , because Co
is often much larger than C. In order to avoid amplifying some harmonic current compon-
ents, the resonance frequency fr is recommended to be chosen between 10 times the line
frequency ω∗ and half of the switching frequency fs (Wu et al., 2012). Hence, fr is often
far away from the harmonics to be eliminated by designing Co. Indeed, if Co is designed to
eliminate the h-th harmonic, then according to (3.52), there is
fr = 12pi√LCo
√
Co
C +1 =
hω∗
2pi
√
Co
C +1. (3.53)
That is, the resonant frequency is
√
Co
C +1 times the harmonic frequency hω
∗ under con-
trol. If
√
Co
C +1 > 3, then fr > 3hω
∗
2pi and it is over 9 times the system frequency ω
∗ even
for h = 3. Hence, it is recommended to select fr to satisfy
3hω∗
2pi
6 fr 6 12 fs (3.54)
that is to select the parallel resonant frequency between three times of the harmonic fre-
quency under control and half of the switching frequency. Accordingly, it is recommended
to select the filter capacitor C to satisfy
3hω∗
2pi
6
hω∗
2pi
√
Co
C +16
1
2
fs
or, equivalently,
Co
( pi fshω∗ )2−1
6C 6 18Co. (3.55)
3.4 Simulation Results
Simulations were carried out with MATLAB 2013a, toolboxes such as Simulink and Sim-
scape were extensively used. The solver used in the simulations was ode23 with a relative
tolerance of 10−3 and the sampling time is 1 µF. More detailed information can be found
in Appendix A. The single-phase inverter was powered by a 350 V dc voltage supply. The
switching frequency is 10 kHz and the system frequency is 50 Hz. The rated load voltage
is 230 V and the rated peak current is chosen as 40 A. Thus the rated apparent power of
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the inverter is 6.5 kVA. The load is a full-bridge rectifier loaded with an LC filter (2.2mH,
150 µF) and a resistor RL = 30Ω, as shown in Figure A.2. An extra load consisting of a
200Ω resistor and a 22 mH inductor in series was connected at t = 2s, and disconnected
at t = 9s to test the transient response of C-inverters, R-inverters and L-inverters. The in-
verter reference voltage was generated by the robust droop controller proposed in (Zhong
and Zeng, 2011), which is shown in Figure 4.3 and Figure A.4. The parameters of the
robust droop controller were chosen as ni = 6.3×10−4, mi = 3.4×10−5 and Ke = 10.
According to (3.44), the filter inductor should be chosen between 0.55 mH and 1.46
mH. To make the load voltage THD small, the inductor is chosen as 0.55 mH. The virtual
capacitor Co is chosen to be 1400 µF to reduce the 3rd and 5th harmonics. According to
(3.55), the filter capacitor C should satisfy
1.84 µF6C 6 174 µF, (3.56)
from which the filter capacitor was selected as C = 20 µF.
Simulation results of the C-inverter with Co = 1400 µF, together with a R-inverter with
Zo = 4Ω and an L-inverter designed according to the current feedback controller proposed
in (Zhong, 2013b) with Ki = 4 and Ki = 0, respectively, are shown in Figure 3.5. When
the extra load was connected/disconnected, all these inverters were able to respond fast and
reach the steady state quickly and smoothly. It can be seen that the transient responses of the
C-inverter and the L-inverter were better than the one of the R-inverter. For the C-inverter
and the L-inverter, it takes approximately 0.02 s for the active power P to arrive at the steady
state after the extra load is connected. While for the R-inverter, it takes approximately 0.2
s, which is approximately 9 times slower.
As shown in Table 3.1, the C-inverter achieved the lowest load voltage THD among
the three types of inverters. When the extra load was disconnected, the voltage THD of
the C-inverter was approximately 3.5%, while the ones of the R-inverter and the L-inverter
were approximately 8.7% and approximately 4.5%, respectively. When the extra load was
connected, the voltage THD of the C-inverter was decreased to be approximately 3%, while
the ones of the R-inverter and the L-inverter were approximately 8.3% and approximately
4%, respectively.
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Figure 3.5: Simulation results with the extra load consisting of a 200Ω resistor and a 22
mH inductor in series connected at t = 2s and disconnected at t = 9s: using the C-inverter
with Co = 1400 µF to reduce the 3rd and 5th harmonics (left column), using the R-inverter
with Ki = 4 (middle column) and using the L-inverter (right column).
Table 3.1: THD of vo of the C-inverter, the R-inverter and the L-inverter (%)
Type of inverter C- R- L-
THD of vo with extra load disconnected 3.5 8.7 4.5
THD of vo with extra load connected 3 8.3 4
3.5 Experimental Results
To further validate the feasibility and performance of the proposed C-inverters, experiments
were carried out on a test rig consisting of three single-phase inverters powered by three
separate dc voltage supplies, as shown in Figure B.1(a). More detailed information can be
found in Appendix B. The simulation and the experiment were of different voltage levels.
While the simulation focused on the response of the inverter when a load change occurred,
the experiment focused on the harmonic values and THD of vo. In this chapter, only one of
the three inverters of the experimental setup is used. This inverter is powered by a 180 V
dc voltage supply, which is obtained from the non-regulated diode rectifier. The switching
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frequency is 10 kHz and the system frequency is 50 Hz. The rated load voltage is 110 V
and the rated peak current is 8 A. The load is a full-bridge rectifier loaded with an LC filter
(2.2 mH, 150 µF) and a resistor RL = 200Ω.
According to (3.44), the filter inductor should be chosen between 1.41 mH and 3.75
mH. The on-board filter inductor 2.2 mH falls into this range. Three different cases with
the virtual capacitor Co chosen to reduce the 3rd harmonic, the 5th harmonic, and both the
3rd and 5th harmonics, respectively, were tested. The corresponding virtual capacitance
Co is 512 µF, 184 µF and 348 µF, respectively. According to (3.55), the filter capacitor C
should satisfy
0.46 µF 6C 6 23 µF. (3.57)
The on-board filter capacitor C = 10 µF falls into this range. The corresponding resonant
frequency is 1131 Hz for the case with h = 5 and 1083 Hz for the case with h = 3, which
leaves enough room for a normal switching frequency, e.g. 5kHz. The inverter reference
voltage was also generated by the robust droop controller (Zhong and Zeng, 2011) shown
in Figure 4.3, and the parameters of the robust droop controller were chosen as ni = 3.4×
10−3, mi = 3.9×10−4 and Ke = 10.
The experimental results are shown in Figure 3.6, together with those from an R-inverter
with Zo = 4Ω and an L-inverter designed according to the current feedback controller
proposed in (Zhong, 2013b) with Ki = 4 and Ki = 0, respectively, for comparison. When
the inverter was designed to have capacitive output impedance to reduce the effect of the
3rd and 5th harmonics, the 3rd harmonic was reduced by about 50% from the case of the
L-inverter and by about 65% from the case of the R-inverter, and the 5th harmonic was
reduced by about 30% and 18%, respectively. The THD was reduced by about 40% and
50%, respectively. When the inverter was designed to have capacitive output impedance to
minimise the effect of the 3rd harmonic, the 3rd harmonic was reduced by 63% from the
case of the L-inverter and by 74% from the case of the R-inverter, respectively. The THD
was reduced by about 36% and by 47%, respectively .When the inverter was designed
to have capacitive output impedance to minimise the effect of the 5th harmonic, the 5th
harmonic was reduced by 41% from the case of the L-inverter and by 31% from the case of
the R-inverter, respectively. The THD was reduced by about 37% and 48%, respectively.
Apparently, C-inverters performed much better than the R- and L-inverters. Moreover, the
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(a) C-inverter with Co = 348 µF to reduce the 3rd and 5th harmonics
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(b) C-inverter with Co = 512 µF to reduce the 3rd harmonic
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(c) C-inverter with Co = 184 µF to reduce the 5th harmonic
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(d) R-inverter with Ki = 4
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Figure 3.6: Experimental results: harmonic distribution of the load voltage (left column),
load voltage and inductor current (right column).
THD is the lowest when Co is designed to optimise the 3rd and 5th harmonics than to
optimise these two separately. This is because the major harmonic components of the load
voltage are the 3rd and 5th harmonics, as can be seen from Figure 3.6(e).
Table 3.2: Percentage harmonic values and THD of vo (%)
Harmonic Order 3rd and 5th 3rd 5th R-inverter L-inverter
3 1.86 1.37 3.39 5.08 3.70
5 2.69 2.91 2.24 3.11 3.79
7 1.01 1.02 0.98 1.05 0.99
9 0.86 0.89 0.44 1.08 1.34
11 0.66 0.63 0.86 0.54 0.69
13 0.18 0.18 0.14 0.13 0.08
15 0.37 0.36 0.32 0.47 0.66
17 0.48 0.48 0.52 0.28 0.51
19 0.09 0.08 0.43 0.17 0.22
21 0.28 0.26 0.08 0.25 0.30
23 0.31 0.31 0.18 0.24 0.47
25 0.26 0.23 0.33 0.19 0.24
27 0.21 0.16 0.38 0.23 0.38
29 0.35 0.30 0.35 0.26 0.58
31 0.30 0.21 0.27 0.24 0.36
THD 3.47 3.72 3.63 7.03 5.8
The recorded average RMS values of the load voltage are 109.7V for the R-inverter,
110.2V for the L-inverter and 109.8V for C-inverters, which shows the excellent voltage
regulation capability of the robust droop control strategy. This is true regardless of the
virtual capacitance concept.
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3.6 Summary
It has been shown that it is feasible to force the output impedance of an inverter to be capa-
citive over a wide range of both low and high frequencies although it normally has an in-
ductor connected to the inverter bridge. Such inverters are called C-inverters. A simple but
effective approach is to form an inductor current feedback through an integrator, of which
the time constant is the desired output capacitance. This is a virtual capacitor so there is
no limit on the current rating and can be applied to any power level. The capacitance can
be selected to guarantee the stability of the current loop and an algorithm is proposed to
optimise the value of the output capacitance so that the THD of the load voltage is min-
imised. Detailed guidelines have been provided to place the relevant frequencies properly
so that the filter components can be determined. Extensive simulation and experimental
results have shown that the voltage THD of an inverter can be reduced when it is designed
to have capacitive output impedance, in comparison to an inverter having resistive or in-
ductive output impedance. Moreover, no visible dc offsets are seen from the experimental
results. One by-product of this study is that the filter inductor should be chosen small in
order to reduce voltage harmonics and the criterion is reduced to meet the current ripples
allowed on the inductor. A small inductor helps reduce the size, weight and volume of the
passive components needed.
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Chapter 4
Robust Droop Controller for C-inverters
In Chapter 3, the C-inverter has been proposed to achieve better voltage THD. In this
chapter, the droop controller for parallel operation of C-inverters is studied. It aims to
maintain the load voltage of parallel-connected C-inverters within a certain range, while
sharing the loads proportionally according to their power ratings.
The droop control strategy is of different forms for inverters with different types of out-
put impedance (Brabandere et al., 2007; Guerrero et al., 2008; 2005). The Q∼E and P∼ω
droops are used when the output impedance is inductive; the Q∼ ω and P∼ E droops are
used when the output impedance is resistive; for a complex impedance, a transformation
involving the impedance phase angle needs to be introduced (Guerrero et al., 2006b; Yao
et al., 2011). In this chapter, the droop for the C-inverter is studied, based on which a con-
ventional droop controller for the C-inverter is proposed. However, inverters equipped with
the conventional droop controller are required to have the same per-unit output resistance
over a wide range of frequencies. To overcome this limitation, the structure of the robust
droop controller (Zhong, 2013b) is adopted to achieve accurate sharing of the active power
and the reactive power at the same time even when there are numerical errors, disturbances,
component mismatches and parameter drifts.
The rest of the chapter is organised as follows. A conventional droop controller for
the C-inverter is proposed in Section 4.1. Based on this, a robust droop controller for the
C-inverter is developed in Section 4.2. Experimental results are presented in Section 4.4,
followed by conclusions and discussions made in Section 4.5.
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4.1 Conventional Droop Controller
An inverter can be modelled as a reference voltage source with an output impedance Zo, as
shown in Figure 2.5(b). According to (2.12) and (2.13), when the impedance is capacitive,
then θ =−90◦ and
P =−EVo
Zo
sinδ (4.1)
Q =−EVo
Zo
cosδ + V
2
o
Zo
. (4.2)
When δ is small,
P≈−EVo
Zo
δ (4.3)
Q≈−E−Vo
Zo
Vo. (4.4)
In this case, for a small δ , these are approximately
P∼−δ (4.5)
Q∼−E. (4.6)
Hence, the conventional droop control strategy for inverters with capacitive output imped-
ance should take the form
E = E∗+nQ (4.7)
ω = ω∗+mP (4.8)
which is sketched in Figure 4.1. Note that, in order to make sure that the Q∼−E loop and
the P ∼ −ω loop are of a negative feedback, respectively, so that the droop controller is
able to regulate the frequency and the voltage, the signs before nQ and mP are all positive,
which makes them boost terms.
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Figure 4.1: The droop controller for C-inverters.
The inverter voltage reference vr is formed as a pure sinusoidal signal
vr =
√
2E sin(ωt +δ ) (4.9)
by taking E as the RMS voltage set-point and ω as its frequency. Figure 4.2 depicts the
parallel operation of two inverters with capacitive output impedance. The power ratings of
the inverters are S∗1 =E∗I∗1 and S∗2 =E∗I∗2 with the rated current I∗1 and I∗2 , respectively. They
share the same load voltage vo. Note that the load voltage drops when the load increases.
This is called the load effect. In order for the inverters to share the load in proportion to
their power ratings, the droop coefficients of the inverters should be in inverse proportion
to their power ratings (Tuladhar et al., 1997; Guerrero et al., 2008), i.e., n and m should be
chosen to satisfy
n1S∗1 = n2S∗2 (4.10)
m1S∗1 = m2S∗2. (4.11)
 
 222 jQPS +=  
~ 
 11 δ∠E  
 1oC  
 111 jQPS +=  
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 Z  
 
0∠oV  
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Figure 4.2: Two C-inverters operated in parallel.
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4.2 Robust Droop Controller
As reported in (Zhong, 2013b), the conventional droop control strategy is not able to ac-
curately share both real power and reactive power at the same time because there is no
mechanism to make sure that the voltage set-points are the same when numerical errors,
noises and disturbances exist. Also it is impossible to make sure that the per-unit output
impedance are the same because of component mismatches and parameter shifts. Hence,
the voltage regulator added to the conventional droop controllers for inverters with resistive
(or inductive) impedance proposed in (Zhong, 2013b) should also be added to the droop
controller for inverters with capacitive output impedance. This results in the robust droop
controller, shown in Figure 4.3, and described with:
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Figure 4.3: The robust droop controller for C-inverters (Zhong and Zeng, 2011).
˙E = Ke(E∗−Vo)+nQ (4.12)
ω = ω∗+mP. (4.13)
It is able to share both real power and reactive power accurately even if the per-unit output
impedance are not the same and/or there are numerical errors, disturbances and noises
because, in a steady state, one has
nQ+Ke(E∗−Vo) = 0. (4.14)
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This means
nQ = constant (4.15)
as long as Ke is the same for all inverters. This guarantees the accurate sharing of reactive
power in proportion to their ratings. As long as the system is stable, which leads to the
same frequency, the real power can be guaranteed as well (Zhong, 2013b).
According to (4.14), the load voltage is
Vo = E∗+
n
Ke
Q = E∗+ nQ
KeE∗
E∗ (4.16)
which can be maintained within the desired range via choosing a big Ke. Hence, the control
strategy has very good capability of voltage regulation as well, in addition to the accurate
power sharing. This is the same as the inverters with resistive (and inductive) output im-
pedance reported in (Zhong, 2013b). The droop coefficients n and m can be determined
as usual by the desired voltage drop/boost ratio Rv and the frequency drop/boost ratio R f ,
respectively, at the rated real power P∗ and reactive power Q∗:
n =
RvKeE∗
Q∗ (4.17)
m =
R f ω∗
P∗
. (4.18)
4.3 Small-signal Stability
It is a great challenge to analyze the stability of inverters in parallel operation. Here, the
small-signal stability of a C-inverter equipped with the robust droop controller (4.12-4.13)
is analyzed. Consider small disturbances around the stable equilibrium operation point (δe,
Voe, Ee), where Ee and Voe are the magnitudes of the source voltage and the load voltage,
respectively. δe is the phase angle difference between the source voltage and the load
voltage. Linearising (2.12) and (2.13)
∆P(s)=Voe(cosδecosθ+sinδesinθ)
Zo
∆E(s)+EeVoe(−sinδecosθ+cosδesinθ)
Zo
∆δ(s) (4.19)
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∆Q(s)=Voe(cosδesinθ−sinδecosθ)
Zo
∆E(s)−EeVoe(sinδesinθ +cosδecosθ)
Zo
∆δ(s). (4.20)
The robust droop controller for C-inverter (4.12-4.13) can be linearized around the equi-
librium as
s∆E(s) = n∆Q(s) (4.21)
∆ω(s) = m∆P(s). (4.22)
Additionally, there is
∆ω(s) = s∆δ (s). (4.23)
Note that the real power and the reactive power are normally measured using a low pass
filter ω f
s+ω f . Combining (4.19-4.23), the small-signal model of the closed-loop system is
s∆E(s)=n· ω f
s+ω f
·[Voe(cosδesinθ−sinδecosθ)
Zo
∆E(s)−EeVoe(sinδesinθ+cosδecosθ)
Zo
∆δ(s)] (4.24)
s∆δ(s)=m· ω f
s+ω f
·[Voe(cosδecosθ+sinδesinθ)
Zo
∆E(s)+EeVoe(−sinδecosθ+cosδesinθ)
Zo
∆δ(s)].(4.25)
From (4.24) and (4.25), there is
∆E(s) =
−nω f EeVoe(sinδe sinθ + cosδe cosθ)
Zos2 +Zoω f s−nω fVoe(cosδe sinθ − sinδe cosθ)∆δ (s). (4.26)
which leads to the following homogeneous equation
as4∆δ (s)+bs3∆δ (s)+ cs2∆δ (s)+ds∆δ (s)+ e∆δ (s) = 0 (4.27)
with
a = Z2o (4.28)
b = 2Z2oω f (4.29)
c = Zoω f (−Voe(cosδe sinθ − sinδe cosθ)(n+mEe)+Zoω f ) (4.30)
d =−Zoω2f Voe((cosδe sinθ − sinδe cosθ)(n+mEe)) (4.31)
e = mnEeω2f V 2oe. (4.32)
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The system stability can be analyzed by investigating the characteristic equation
as4 +bs3 + cs2 +ds+ e = 0. (4.33)
The rated system frequency is 50 Hz and the rated load voltage is 12 V. According to (4.16),
Voe remains as a constant at the equilibrium as long as the load is unchanged and n, Ke, E∗
are fixed. Taking inverter 1 for example, according to the parameters in the experiment,
and considering the nonlinear load case, there are
Voe = 11.62V (4.34)
Ee = 14.24V (4.35)
δe =−17.2◦ (4.36)
which result in
λ1 =−6.5227+3.5092i (4.37)
λ2 =−6.5227−3.5092i (4.38)
λ3 =−3.4773+3.5092i (4.39)
λ4 =−3.4773−3.5092i. (4.40)
As the real parts of the characteristic roots are all negative, the small signal stability around
the equilibrium has been guaranteed.
4.4 Experimental Results
Experiments were carried out on the test rig consisting of three single-phase inverters, as
shown in Figure B.1(a). More detailed information can be found in Appendix B. In this
chapter, only two of the three inverters of the experimental setup are used. The capacity of
Inverter 1 is 25 VA and the capacity of Inverter 2 is 50 VA, with the rated power factor of
0.9. It is expected that P2 = 2P1 and Q2 = 2Q1. The switching frequency is 7.5 kHz and
the frequency of the system is 50 Hz. The dc voltage supply is 42 V, the rated voltage is
12 V and Ke = 20. The filter inductor is L = 2.35 mH with a parasitic resistance of 0.1Ω
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and the filter capacitance C is 22 µF. The cut-off frequency of the power low pass filter is
10 rad/s.
The desired voltage drop ratio niQ
∗
i
KeE∗ is chosen to be 10% at the rated reactive power
Q∗i = 0.436S∗i , and the desired frequency boost ratio miP
∗
i
ω∗ is chosen to be 1% at the rated
real power P∗i = 0.9S∗i . As a result, n1 = 2.2 and n2 = 1.1; m1 = 0.14 and m2 = 0.07. The
capacitor is chosen as Co = 479 µF and the corresponding impedance at the fundamental
frequency is Zo( jω∗) = − j6.65Ω, which is capacitive and is able to dominate the imped-
ance between the voltage reference and the terminal. The performance of the parallel oper-
ation of C-inverters is compared with the performance of R-inverters with Zo = 4Ω, which
are designed according to the current feedback controller proposed in (Zhong, 2013b). At
t = 0s, Inverter 1 was started to feed the load. Then, at about t = 3s, Inverter 2 was con-
nected in parallel with Inverter 1. After that, at about t = 9s, Inverter 2 was disconnected.
4.4.1 With a Linear Load
Experiments were carried out with a linear load RL = 9Ω. The results for the C-inverter
and the R-inverter are shown in the left and right columns of Figure 4.4, respectively.
The steady-state performance is shown in and Table 4.1. As can be seen, for both these
two types of inverters, the power sharing was accurate, and the voltage magnitude and
frequency were regulated very well:
1) the real power and the reactive power were well shared in the ratio 1:2;
2) the load voltage magnitude was close to 12 V;
3) the load voltage frequency deviation was maintained to be smaller than 0.5 Hz.
Note that for the C-inverter, the voltage magnitude dropped from its nominal value,
while the frequency was boosted. For the R-inverter, both the voltage magnitude and the
frequency dropped from their nominal values.
Table 4.1: Steady-state performance of two parallel operated inverters with a linear load
Variable C-inverters R-inverters
Apparent power 1 (VA) 5.3-0.75j 4.8-0.65j
Apparent power 2 (VA) 10.6-1.5j 9.6-1.3j
RMS load voltage (V) 11.9 11.5
Frequency f (Hz) 50.12 49.98
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Figure 4.4: Experimental results of two parallel operated inverters with the linear load:
using C-inverters (left column) and using R-inverters (right column).
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In comparison to the R-inverter, the voltage regulation of the C-inverter was slightly
better because the voltage magnitude was related to the reactive power, which was smaller
than the real power, and the frequency variation of the C-inverter was slightly higher be-
cause the voltage magnitude was related to the real power. The load voltage THD for both
these two types of inverters was kept to be approximately 2.2%, which is lower than 5%.
4.4.2 With a Nonlinear Load
Experiments were carried out for a full-bridge rectifier load with an LC filter L = 2.2mH,
C = 1000 µF and RL = 9Ω, as shown in Figure A.2. The results are shown in Figure 4.5
and Table 4.2. Again, for both these two types of inverters, the power sharing was accurate,
and the voltage magnitude and frequency were regulated very well. Compared with the
cases with the linear load, the active power increased and the reactive power decreased,
thus the voltage magnitude and frequency deviated further from the nominal values.
Table 4.2: Steady-state performance of two parallel operated inverters with a nonlinear load
Variable C-inverters R-inverters
Apparent power 1 (VA) 7-2.6j 12-1.8j
Apparent power 2 (VA) 14-5.2j 6-3.6j
RMS load voltage (V) 11.9 11.2
Frequency f (Hz) 50.16 49.96
Besides, harmonic components exist in both the load voltage and the inductor current
because of the nonlinear load. As shown in Table 4.3, the C-inverter achieved lower load
voltage THD than the R-inverter. When Inverter 2 was disconnected with Inverter 1, the
voltage THD of the C-inverter was approximately 18.3%, while the one of the R-inverter
was approximately 20.8%. When Inverter 2 was connected in parallel with Inverter 1, the
voltage THD of the C-inverter was approximately 10.2%, while the one of the R-inverter
was approximately 14.3%. Obviously, compared with the case when these two inverters
were disconnected, the THD of the load voltage dropped when these two inverters were
operated in parallel, and it dropped more when with C-inverters than when with R-inverters.
Table 4.3: THD of vo of parallel operated C-inverters or R-inverters (%)
Type of inverter C- R-
THD of vo when Inverter 2 was disconnected 18.3 20.8
THD of vo when Inverter 2 was connected in parallel 10.2 14.3
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Figure 4.5: Experimental results of two parallel operated inverters with the nonlinear load:
using C-inverters (left column) and using R-inverters (right column).
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4.5 Summary
In order to enable parallel operation of C-inverters, the robust droop controller proposed
in (Zhong, 2013b) is further developed and applied for accurate load sharing, as well as
good voltage and frequency regulation. Experimental results have shown that C-inverters
can be operated in parallel without any problem. Besides, with the developed robust droop
controller, the parallel-connected C-inverter systems can achieve better power quality than
parallel-connected R- inverter systems, while maintaining good voltage regulation and ac-
curate load sharing.
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Chapter 5
Improved C-inverters with Virtual
Capacitive Resonant Impedance
In Chapter 3, it has been shown that the THD of an load voltage can be reduced when it is
designed to have capacitive output impedance (Zhong and Hornik, 2013; Zhong and Zeng,
2011), in comparison to an inverter having resistive or inductive output impedance. In this
chapter, the C-inverter is further developed. A control strategy is proposed to achieve the
virtual resonant impedance to improve the quality of the load voltage. It is based on a res-
onant impedance topology consisting of inductors and capacitors, of which the magnitude
approaches 0 at different frequencies. The proposed control strategy involves the feedback
of the inductor current through a transfer function, which is actually the expression of the
virtual resonant impedance. The coefficients of the transfer function or the virtual resonant
impedance are selected and optimised to reduce load voltage harmonics of different orders
at the same time, and thus the corresponding total harmonic distortion (THD) of the load
voltage could be reduced.
The rest of the chapter is organised as follows. A controller is proposed in Section
5.1 to add the virtual resonant impedance. Control parameters is designed and optimised
to reduce the voltage THD in Section 5.2. Three special cases are studied in Section 5.3.
Experimental results are presented in Section 5.4, followed by conclusions and discussions
made in Section 5.5.
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5.1 Implementation of Virtual Resonant Impedance
The inverter can be modelled as shown in Figure 2.5(b) as the series connection of a voltage
reference vr and the output impedance Zo. The following two equations hold for the closed-
loop system consisting of Figure 2.5(b) and Figure 5.1 (a):
u = vr−Zvi, and u f = (R+ sL)i+ vo (5.1)
where R is the ESR of the inductor. It is normally small but not exactly 0. Since the average
of u f over a switching period is the same as u, there is (approximately)
vo = vr−Zo (s) · i (5.2)
with the output impedance Zo(s) given by
Zo (s) = R+ sL+Zv. (5.3)
As a result, the integrator block Zv is added virtually to the original output impedance of the
inverter. This is equivalent to connecting the virtual resonant impedance shown in Figure
5.1(b) (inside the inverter) in series with the filter inductor L.
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Figure 5.1: The virtual resonant impedance.
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When the virtual resonant impedance is not added, which means Zv = 0, there is
Zo(s) = R+ sL. (5.4)
When the level 1 of the virtual resonant impedance is added, the inverter is in fact a tradi-
tional C-inverter (Zhong and Zeng, 2011; 2014) with
Zv =
1
sC1
(5.5)
where C1 can be designed to reduce the voltage harmonic component at a certain order.
When the levels 1 and 2 of the virtual resonant impedance are added, the virtual imped-
ance can be described by
Zv =
C2L2s2 +1
s(C1 +C2 +C1C2L2s2)
(5.6)
where C1, C2 and L2 can be designed to simultaneously reduce the voltage harmonic com-
ponents at two different orders.
When the levels 1, 2 and 3 of the virtual resonant impedance are added, this means
Zv =
C2L2s2 +C3L2s2 +C3L3s2 +C2C3L2L3s4 +1
s(C1+C2 +C3 +C1C2L2s2 +C1C3L2s2 +C1C3L3s2 +C2C3L3s2 +C1C2C3L2L3s4)
(5.7)
Here, C1, C2, C3, L2 and L3 can be designed to simultaneously reduce the voltage harmonic
components at three different orders. Similarly, when level 1 to N of the virtual resonant
impedance are added, parameters can be designed to simultaneously reduce the voltage
harmonic components at N different orders.
5.2 Optimisation of Virtual Resonant Impedance
5.2.1 For 1 Level of Virtual Resonant Impedance
When the level 1 of the virtual resonant impedance is added, one specified order harmonic
could be addressed. This is the same as C-inverter. If a single h1-th harmonic component
59
is concerned, according to (5.3) and (5.5), the optimal C1 is
C1 =
1
(h1ω∗)2L
. (5.8)
This forces the impedance at the h1-th harmonic frequency close to 0, hence no voltage at
this frequency is caused, assuming R = 0.
5.2.2 For 2 Levels of Virtual Resonant Impedance
When the first two levels are added, two specified order harmonics could be addressed.
If h1-th and h2-th harmonic components are concerned, according to (5.3) and (5.6), the
nominator of the inverter output impedance should be 0:
C1C2LL2s4 +C1Ls2 +C2Ls2 +C2L2s2 +1 = 0 (5.9)
which forces the impedance at the h1-th and h2-th harmonic frequency close to 0 , hence
no voltage at these frequencies is caused, assuming R = 0. (5.9) should be equivalent to
(s2 +h21ω∗2)(s2+h22ω∗2) = 0. (5.10)
Thus, there are C1C2LL2 =
1
h21h22ω∗4
C1L+C2L+C2L2 =
h21+h22
h21h22ω∗2
(5.11)
and 
C1 =
h21+h22±
√
L2(h41+h
4
2)−4Lh21h22−2L2h21h22
L2
2Lω∗2h21h22
C2 =
h21+h22±
√
L2(h41+h
4
2)−4Lh21h22−2L2h21h22
L2
2(L+L2)ω∗2h21h22
.
(5.12)
As C1 and C2 have to be real values, there should be
L2 ≥ 4h
2
1h22
h41−2h21h22 +h42
L. (5.13)
In order to make the calculation simple, L2 is chosen as
L2 =
4h21h22
h41 +h42−2h21h22
L. (5.14)
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Then, there will be C1 =
h21+h22
2Lω∗2h21h22
C2 =
(ω∗2h21+ω∗2h22)(h41+h42−2h21h22)
2Lω∗4h21h22(h41+h42+2h21h22)
.
(5.15)
Note that the following holds true:
C1L =C2(L+L2) =
h21 +h22
2h21h22ω∗2
. (5.16)
5.2.3 For 3 Levels of Virtual Resonant Impedance
When the level 1, 2 and 3 of the virtual resonant impedance are added, three specified
order harmonics could be addressed. If h1-th, h2-th and h3-th harmonic components are
concerned, according to (5.3) and (5.7), the nominator of the inverter output impedance
should be 0 assuming R = 0. It is equivalent to
(s2 +h21ω∗2)(s2+h22ω∗2)(s2+h23ω∗2) = 0. (5.17)
Thus, there are
C1C2C3LL2L3 = 1ω∗6h21h22h23
C1C2LL2 +C1C3LL2 +C1C3LL3 +C2C3LL3 +C2C3L2L3 =
h21+h22+h23
ω∗4h21h22h23
C1L+C2(L+L2)+C3(L+L2 +L3) =
h21h22+h21h23+h22h23
ω∗2h21h22h23
.
(5.18)
Similar to the case of level 2, set
C1L =C2(L+L2) =C3(L+L2 +L3) =
h21h22 +h21h23 +h22h23
3ω∗2h21h22h23
. (5.19)
It means that 
C1 =
h21h22+h21h23+h22h23
3Lω∗2h21h22h23
C2 =
h21h22+h21h23+h22h23
3(L+L2)ω∗2h21h22h23
C3 =
h21h22+h21h23+h22h23
3(L+L2+L3)ω∗2h21h22h23
.
(5.20)
Then, there will be
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
L2L3
(L+L2)(L+L2+L3)
=
27h41h42h43
(h21h22+h21h23+h22h23)3
L2
L+L2 +
L2+2L3
L+L2+L3 =
9h21h22h23(h21+h22+h23)
(h21h22+h21h23+h22h23)2
.
(5.21)
Here, set K1 =
27h41h42h43
(h21h22+h21h23+h22h23)3
K2 =
9h21h22h23(h21+h22+h23)
(h21h22+h21h23+h22h23)2
.
(5.22)
Then, there are L2 =
K2−3K1∓
√
K21+K
2
2+2K1K2−16K1
2(K1−K2+2) L
L3 =
K1+K2±
√
K21+K
2
2+2K1K2−16K1
2(K1−K2+2) L.
(5.23)
As L2 and L3 have to be real values, there should be
K21 +K
2
2 +2K1K2−16K1 ≥ 0. (5.24)
Similar to (5.16) and (5.19), this method could be extended to the case with N levels:
C1L =C2(L+L2) = · · ·=CN(L+
N
∑
i=2
Li). (5.25)
According to (5.3), (5.6) and (5.7), it is obvious that the virtual resonant impedance
has some magnitude peaks. In order to dampen these peaks, for N-level virtual resonant
output impedance, a virtual Rc can be added in parallel with CN . Besides, the overall output
impedance Z(s) after taking into account the filter capacitor C is
Z(s) =
Zo(s)
sCZo(s)+1
(5.26)
of which the a typical Bode diagram is shown in Figure 5.2.
This figure is obtained with the parameters of the experiment given in Section 5.4.
The dotted line is obtained with no virtual output impedance adopted (0 level), where the
inverter is an L-inverter. The dash-dot line is for the case of the C-inverter, where 1 level of
the VRI is adopted to reduce the 3rd order voltage harmonics. The dashed line is depicted
with 2 levels of the VRI adopted, where both 3rd order and 5th order voltage harmonics
are mitigated. The solid line is obtained when 3 levels of the VRI is adopted to handle the
3rd order, the 5th order, and the 7th order voltage harmonics simultaneously.
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Figure 5.2: A typical Bode diagram for the overall inverter output impedance.
5.3 Special Cases Studied
5.3.1 Case I: To Minimise the 3rd Harmonic Component
This case is in fact the same as the Special Case II in Chapter 3, with C1:
C1 =
1
(3ω∗)2L
(5.27)
and the corresponding impedance is
Zo( jω) = R+ jω∗L( ω
ω∗
− 9ω
∗
ω
). (5.28)
At the fundamental frequency, i.e., when ω = ω∗, the output impedance is
Zo = R− j8ω∗L≈− j8ω∗L. (5.29)
It is nearly purely capacitive as expected because R is normally smaller than 8ω∗L.
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5.3.2 Case II: To Minimise the 3rd and 5th Harmonic Components
In most cases, it is enough to consider the 3rd and 5th harmonics only. This gives the
optimal capacitances C1 =
17
225(ω∗)2L
C2 = 643825(ω∗)2L
(5.30)
and
L2 =
225
64 L. (5.31)
As a result, the virtual impedance is
Zv( jω) = (L1ω∗2(ω2−17ω∗2)(−225 j))/(ω(17ω2−353ω∗2)). (5.32)
The output impedance is
Zo( jω) = R+ jω17L(ω
4 +225ω∗4−34ω2ω∗2)
ω2(17ω2−353ω∗2) . (5.33)
At the fundamental frequency, i.e., when ω = ω∗, the output impedance is
Zo = R− j687 ω
∗L≈− j68
7
ω∗L (5.34)
which is nearly purely capacitive.
5.3.3 Case III: To Minimise the 3rd, 5th and 7th Harmonic Compon-
ents
Sometimes, 3rd, 5th and 7th harmonic components all need to be considered, which gives
the optimal capacitances
C1 = 189133075(ω∗)2L
C2 = 3103726706488176928165531842759615479875(ω∗ )2L ≈ 154(ω∗)2L
C3 = 3103726706488176928595826230701116653875(ω∗ )2L ≈ 1192(ω∗)2L
(5.35)
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and L2 = 33634270116086571641315021939808 L≈ 2LL3 = 813103529745845102582188871238 L≈ 8L (5.36)
with K1 = 0.4853K2 = 2.3031 (5.37)
As a result, the output impedance is
Zo( jω) = R− jω17Lω
∗2(3.4e35ω4 +2.2e38ω∗4−2.0e37ω2ω∗2)
ω2(3.4e35ω4+3.1e38ω∗4−2.3e37ω2ω∗2) . (5.38)
At the fundamental frequency, i.e., when ω = ω∗, the output impedance is
Zo = R− j11ω∗L≈− j11ω∗L (5.39)
which is also nearly purely capacitive.
5.4 Experimental Results
In order to validate the proposed virtual resonant output impedance, experiments were
performed with the test rig consisting of three single-phase inverters powered by three
separate dc voltage supplies, as shown in Figure B.1(a). More detailed information can be
found in Appendix B. In this chapter, only one of the three inverters of the experimental
setup was used. The dc voltage supply is 80 V, and the a single-phase inverter is equipped
with a robust droop controller proposed in Chapter 4. The filter inductor is L = 3.5 mH
with a parasitic resistance of 0.5Ω and the filter capacitor C is 11 µF. The PWM switching
frequency is 10 kHz, the line frequency of the system is 50 Hz. The rated load voltage of
inverters is 48 V and Ke = 20. The desired voltage drop ratio niS
∗
i
KeE∗ is chosen to be 10% and
the frequency boost ratio miS
∗
i
ω∗ to be 0.5%. The load is a full-bridge rectifier loaded with
an inductor L = 0.25 mH and a resistor RL = 5Ω. The R-inverter is designed to has a 4Ω
virtual resistance, and parameters of VRI are calculated according to the equations given
in Section 5.2 with Rc = 1000Ω. The experimental results when the inverter was designed
to have different types of output impedance and with different levels of the virtual resonant
impedance are shown in Figure 5.3 and Table 5.1.
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Table 5.1: Percentage harmonic values and THD of the vo (%)
Harmonic Order 3rd and 5th 3rd R-inverter L-inverter
3 1.258 2.12 4.072 21.675
5 1.273 3.956 4.415 4.85
7 3.123 3.647 3.083 6.242
9 2.256 2.146 1.943 3.701
11 1.420 1.515 1.501 2.563
13 1.14 1.275 1.2 2.110
15 0.932 1.025 0.991 1.851
17 0.755 0.866 0.82 1.527
19 0.626 0.728 0.683 1.254
21 0.508 0.621 0.568 1.082
23 0.422 0.527 0.47 0.939
25 0.34 0.451 0.384 0.801
27 0.276 0.386 0.312 0.678
29 0.219 0.331 0.244 0.568
31 0.176 0.29 0.191 0.490
THD 4.9 6.8 7.5 23.9
When the inverter was designed to have two levels of the virtual resonant impedance
to reduce the effect of both 3rd and 5th harmonics, the THD was improved by 1.9% from
the case with one level of the virtual resonant impedance to reduce 3rd harmonic, by nearly
2.6% from the case with a resistive output impedance (with Ki = 4), and by nearly 19%
from the case with an inductive output impedance. Meanwhile, the 3rd harmonic distortion
was improved by 0.86% from the case with one level of the virtual resonant impedance
to reduce 3rd harmonic, by nearly 2.8% from the case with a resistive output impedance
and by nearly 20.4% from the case with an inductive output impedance. The 5th harmonic
distortion was improved by 2.7% from the case with one level of the virtual resonant im-
pedance to reduce 3rd harmonic, by nearly 3.1% from the case with a resistive output
impedance and by nearly 3.6% from the case with an inductive output impedance. Note
that 2nd harmonic exists in the inductor current when the inverter has capacitive output
impedance, which is caused by the nonlinear load. But the 2nd harmonic component of
the load voltage is maintained very low, which is 0.045% in the case with one level of the
virtual resonant impedance to reduce 3rd harmonic, and 0.032% the case with two levels
of the virtual resonant impedance to reduce both 3rd and 5th harmonics.
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(a) Improved C-inverter (two levels with both 3rd and 5th harmonic components reduced)
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(b) C-inverter (one level with 3rd harmonic component reduced)
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(c) R-inverter
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(d) L-inverter
Figure 5.3: Experimental results: harmonic distribution of the load voltage (left column),
load voltage and inductor current (right column).
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5.5 Summary
In this chapter, the virtual resonant impedance has been developed to improve the load
voltage quality. It is achieved via a feedback of the inductor current through a transfer
function, which is actually the expression of a resonant impedance topology consisting
of inductors and capacitors. The parameters of the virtual resonant impedance have been
optimised to reduce the magnitude at specified frequencies to reduce the load voltage har-
monic. The feasibility and excellent performance of the virtual resonant impedance are
demonstrated by the experimental results. It is shown that when the inverter is equipped
with the virtual resonant impedance, the voltage harmonic is decreased further at the op-
timised orders and the voltage THD is also much improved compared with inverters with
inductive, resistive or capacitive output impedance.
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Chapter 6
Universal Droop Controller
As is well known, inverters could have different types of output impedance, which can be
inductive, resistive, resistive-inductive (Guerrero et al., 2005; Zhong, 2013b), capacitive
(Zhong and Zeng, 2011; 2014) or resistive-capacitive. Droop controllers have different
forms for inverters with different types of output impedance (Zhong and Hornik, 2013).
Because of this, it is impossible to operate inverters with different types of output imped-
ance in parallel, which is inevitable for large-scale utilization of distributed generations and
renewable energy sources.
After thoroughly considering this problem, a droop controller for C-, R- and RC-inverters,
called the RC-controller, is proposed at first in this chapter. Then, the principles of the RL-
controller and the RC-controller are further explored and clearly illustrated mathematically.
Based on these principles, a universal transformation matrix T has been identified to de-
velop a universal droop control principle that works for inverters with any types of output
impedance having a phase angle between −pi2 rad and pi2 rad, for the first time, which cov-
ers any practical L-, R-, C-, RL- and RC-inverters. This universal droop control principle
takes the form of the droop control principle for R-inverters and paves the way for design-
ing universal droop controllers with different methods. In this chapter, the robust droop
control mechanism proposed in (Zhong, 2013b) is added on to this droop control principle
to provide one way to implement it, which turns out to be the same as the robust droop
controller proposed in (Zhong, 2013b). The contribution of this chapter lies in revealing
this universal droop control principle, mathematically proving it, implementing it and val-
idating it with extensive experiments. Moreover, small-signal stability analysis is carried
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out for inverters with different types of output impedance.
The rest of the chapter is organized as follows. In Section 6.1, the conventional droop
controller is briefly reviewed with some new insights added. In Section 6.2, after reviewing
the droop control strategy that is applicable to L-, R- and RL-inverters, the droop control
strategy that is applicable to C-, R- and RC-inverters is proposed, together with some further
developments for the two strategies (Zhong and Zeng, 2016). In Section 6.3, the universal
droop control principle is developed and a universal droop controller to implement the
principle is proposed, together with small-signal stability analysis. Extensive simulation
and experimental results are provided in Section 6.5 and 6.6 for validation and conclusions
are made in Section 6.7.
6.1 Droop Control for Inverters with the Same Type of
Output Impedance
In this section, the widely-adopted droop control strategy is reviewed, with many new
insights provided. An inverter can be modelled as a voltage source vr in series with the
output impedance Zo∠θ , as shown in Figure 2.5(b). The real power and reactive power
delivered from the voltage source vr to the terminal vo through the impedance Zo∠θ are
described by (2.12) and (2.13). This characterizes a two-input-two-output control plant
from the amplitude E and the phase δ of the source vr to the real power P and the reactive
power Q, as shown in the upper part of Figure 6.1.
The function of a droop control strategy is to generate appropriate amplitude E and
phase δ for the inverter according to the measured P and Q, that is to close the loop, as
shown in Figure 6.1. This sounds straightforward but, to the best knowledge of the author,
this is the first time that the droop control of power inverters has been expressed in this way.
This certainly helps understand the essence of droop control and motivates the design of
other droop control strategies. Indeed, so far, the majority of the droop controllers are static
rather than dynamic (Zhong and Boroyevich, 2013). Anyway, this is not the main concern
of this chapter and will be further explored separately. In practice, it is often assumed that
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Figure 6.1: The closed-loop feedback system consisting of the power flow model of an
inverter and the droop control strategy.
δ is small. In this case,
P≈ (EVo
Zo
− V
2
o
Zo
)cosθ + EVo
Zo
δ sinθ (6.1)
Q≈ (EVo
Zo
− V
2
o
Zo
)sinθ − EVo
Zo
δ cosθ . (6.2)
This leads to decoupled relationships between the inputs and the outputs, which change
with the impedance angle θ . For example, when the output impedance is inductive (θ = pi2
rad), P is roughly proportional to δ , noted as P ∼ δ , and Q is roughly proportional to
E, noted as Q ∼ E. According to this, the well-known droop control strategy, that is to
droop the frequency when the real power increases and to droop the voltage when the
reactive power increases, can be adopted. The cases when the inverter output impedance
is resistive (θ = 0 rad) and capacitive (θ = −pi2 rad) can be analysed similarly, which
results in different droop control strategies (Zhong and Hornik, 2013). The cases when the
impedance is inductive (L-inverter), capacitive (C-inverter), resistive (R-inverter), resistive-
capacitive (RC-inverter) and resistive-inductive (RL-inverter) are summarized in Table 6.1
for convenience. Apparently, the input-output relationships are different and so are the
droop controllers. This holds true for the conventional droop controller as well as the
robust droop controller (Zhong, 2013b), which is robust against the value variations of
output impedance, component mismatches, parameter drifts, disturbances etc.
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Table 6.1: Droop controllers for L-, R-, C-, RL- and RC-inverters
Inverter type θ Input-output/Droop relationship Droop controller
L- pi2
P∼ δ E = E∗− nQ
Q∼ E ω = ω∗−mP
R- 0◦
P∼ E E = E∗− nP
Q∼−δ ω = ω∗+mQ
C- − pi2
P∼−δ E = E∗+ nQ
Q∼−E ω = ω∗+mP
RC- (− pi2 , 0) Coupled Depends on θ
RL- (0, pi2 ) Coupled Depends on θ
As shown in Table 6.1, the droop control strategies change the form when the output
impedance θ changes, thus it is difficult to operate inverters with different types of output
impedance in parallel. In particular, the droop control strategies for L-inverters and C-
inverters act in the opposite way and the parallel operation of a C-inverter with an L-inverter
certainly does not work if these droop control strategies are employed.
6.2 Droop Control for Inverters with Different Types of
Output Impedance
6.2.1 Parallel Operation of L-, R- and RL-inverters
There have been some works (Brabandere et al., 2007; Yao et al., 2011; Bevrani and
Shokoohi, 2013) reported in the literature to investigate the parallel operation of inverters
with different types of output impedance, although they are limited to the parallel operation
of L-, R- and RL-inverters. This involves the introduction of the orthogonal transformation
matrix
TL =
[
sinθ −cosθ
cosθ sinθ
]
(6.3)
to convert the real power and the reactive power when θ ∈ (0, pi2 ] into[
PL
QL
]
= TL
[
P
Q
]
=
[
EVo
Zo sinδ
EVo
Zo cosδ −
V 2o
Zo
]
. (6.4)
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If δ is assumed small, roughly
PL ∼ δ and QL ∼ E (6.5)
which results in the droop controller of the form
E = E∗−nQL (6.6)
ω = ω∗−mPL. (6.7)
This is called the RL-controller in order to facilitate the presentation in the sequel. Here,
n and m are called droop coefficients. This controller has the same form as the droop
controller for L-inverters but the impedance angle θ needs to be known in order to obtain
the transformed power PL and QL from (6.4); see (Brabandere et al., 2007; Yao et al., 2011;
Bevrani and Shokoohi, 2013).
6.2.2 Parallel Operation of C-, R- and RC-inverters
Following the same line of thinking as in the previous subsection, the transformation matrix
TC =
[
−sinθ cosθ
−cosθ −sinθ
]
(6.8)
can be introduced for C-, R- or RC-inverters with θ ∈ [−pi2 , 0) to convert the real power and
the reactive power into[
PC
QC
]
= TC
[
P
Q
]
=
[
−EVoZo sinδ
−EVoZo cosδ +
V 2o
Zo
]
. (6.9)
In this case, for a small δ , roughly
PC ∼−δ and QC ∼−E (6.10)
which results in the droop controller of the form
E = E∗+nQC (6.11)
ω = ω∗+mPC. (6.12)
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This is called the RC-controller in order to facilitate the presentation in the sequel and it has
the same form as the droop controller for C-inverters, which was proposed in (Zhong and
Zeng, 2011; 2014). Again, the impedance angle θ needs to be known in order to obtain the
transformed active power PC and reactive power QC from (6.9). Apparently, this controller
does not work for L- or RL-inverters because of the negative signs in (6.6-6.7).
6.2.3 Further Development of the RL-controller and the RC-controller
The eigenvalues of TL in (6.3) are sinθ ± j cosθ , of which the real part sinθ is positive
for impedance with θ ∈ (0, pi2 ]. According to the properties of the linear transformation
(Poole, 2011) and the mapping described by (6.4), it can be seen that P and Q have positive
correlations with PL and QL, respectively. This can be described as
P∼ PL and Q∼ QL. (6.13)
So the relationship shown in (6.5) can be passed onto P and Q as
P∼ PL ∼ δ and Q∼ QL ∼ E. (6.14)
In other words, for output impedance with θ ∈ (0, pi2 ], the real power P always has positive
correlation with the power angle δ and the reactive power Q always has positive correlation
with the voltage E. Hence, the RL-controller can also be designed as
E = E∗−nQ (6.15)
ω = ω∗−mP (6.16)
which is directly related to the real power P and the reactive power Q, regardless of the
impedance angle θ . In other words, the effect of the impedance angle θ has been removed
as long as it satisfies θ ∈ (0, pi2 ].
In order to better understand the transformation matrix (6.3), the transformation (6.4)
can actually be rewritten as
PL + jQL = Psinθ −Qcosθ + j(Pcosθ +Qsinθ)
= e j(
pi
2−θ )(P+ jQ)
74
P+jQ 
R-  
PL+jQL 
π/2-θ 
L- 
 
R- 
PC+jQC 
-π/2-θ 
C- 
P+jQ 
(a) TL (b) TC
Figure 6.2: The interpretation of the transformation matrices TL and TC.
where j =√−1. In other words, the transformation (6.3) rotates the power vector P+ jQ
by pi2 − θ rad onto an axis aligned with the L−inverter, as shown in Figure 6.2(a), so that
the droop controller (6.15-6.16) can be formed.
Similarly, for the RC-controller, the eigenvalues of TC in (6.8) are −sinθ ± j cosθ , of
which the real part −sinθ is positive for any output impedance with θ ∈ [−pi2 , 0). Hence,
according to the mapping described by (6.9), P and Q have positive correlations with PC
and QC, respectively. This can be described as
P∼ PC and Q∼ QC. (6.17)
So the relationship shown in (6.10) can be passed onto P and Q as
P∼ PC ∼−δ and Q∼ QC ∼−E. (6.18)
In other words, for impedance with θ ∈ [−pi2 , 0), the real power P always has negative
correlation with the power angle δ and the reactive power Q always has negative correlation
with the voltage E. Then, the RC-controller can also be designed as
E = E∗+nQ (6.19)
ω = ω∗+mP (6.20)
which is also directly related to the real power P and the reactive power Q. The effect of
the impedance angle θ has been removed as long as it satisfies θ ∈ [−pi2 , 0).
Also similarly, in order to better understand the transformation matrix (6.8), the trans-
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formation (6.9) can be rewritten as
PC + jQC = −Psinθ +Qcosθ + j(−Pcosθ −Qsinθ)
= e j(−
pi
2−θ )(P+ jQ).
In other words, the transformation (6.8) actually rotates the power vector P+ jQ by−pi2 −θ
rad onto an axis aligned with the C−inverter, as shown in Figure 6.2(b), to form the droop
controller (6.19-6.20).
Therefore, the RL-controller (6.15-6.16) can be applied to inverters with the output
impedance satisfying θ ∈ (0, pi2 ] and the RC-controller can be applied to inverters with
the output impedance satisfying θ ∈ [−pi2 , 0). This widens the application range of the
L-controller and the C-controller. However, the RL-controller cannot be applied to C- or
RC-inverters and the RC-controller cannot be applied to L- or RL-inverters. There is still a
need to develop a controller that is applicable to L-, R-, C-, RL- and RC-inverters.
6.3 Universal Droop Controller
6.3.1 Basic Principles
Following the above analysis, it would be great if a transformation matrix that is able to
project the power vector onto the same axis for any impedance angle θ could be found.
The transformation matrix
T =
[
cosθ sinθ
−sinθ cosθ
]
(6.21)
achieves this and it transforms the real power P and the reactive power Q to[
PR
QR
]
= T
[
P
Q
]
=
[
EVo
Zo cosδ −
V 2o
Zo
−EVoZo sinδ
]
. (6.22)
This transformation can be rewritten as
PR + jQR = Pcosθ +Qsinθ + j(−P sinθ +Qcosθ)
= e− jθ (P+ jQ).
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 P+jQ 
P+jQ 
L- 
 
θ 
R- 
C- 
PR+jQR 
-θ 
 
Figure 6.3: The interpretation of the transformation matrix T .
As shown in Figure 6.3, this transformation rotates the power vector P+ jQ by−θ onto an
axis aligned with the R−inverter, clockwise when θ ∈ [0, pi2 ) and counter-clockwise when
θ ∈ (−pi2 , 0]. The eigenvalues of T in (6.21) are cosθ ± j sinθ , of which the real part cosθ
is positive for any output impedance with θ ∈ (−pi2 , pi2 ). According to the properties of
the linear transformation (Poole, 2011) and the mapping described by (6.22), P and Q are
proven to have positive correlations with PR and QR, respectively. This can be described as
P∼ PR and Q∼ QR. (6.23)
According to (6.22), for a small δ , there are
PR ∼ E and QR ∼−δ . (6.24)
Combining these two, there is
P∼ PR ∼ E and Q∼ QR ∼−δ (6.25)
for any θ ∈ (−pi2 , pi2 ). This basically indicates that the real power P always has positive
correlation with the voltage E and the reactive power Q always has negative correlation
with the power angle δ for any impedance angle θ ∈ (−pi2 , pi2 ). This results in the following
77
conventional universal droop controller
E = E∗−nP (6.26)
ω = ω∗+mQ (6.27)
which is applicable to inverters with any type of output impedance satisfying θ ∈ (−pi2 , pi2 ).
Note that this droop controller (6.26-6.27) takes the form of the droop controller for R-
inverters. The main contribution of this chapter is actually to have revealed this fact and
formally proven it. Theoretically, when the impedance is purely inductive (θ = pi2 rad) or
capacitive (θ =−pi2 rad), this relationship does not hold but, in practice, there is always an
equivalent series resistance (ESR) in series with the filter inductor so the controller (6.26-
6.27) is actually applicable to all practical L-, R-, C-, RL- and RC-inverters.
6.3.2 Implementation
There are many ways to implement the universal droop control principle revealed in the
previous subsection. In this chapter, the thinking along the line of the robust droop control
proposed in (Zhong, 2013b; Zhong and Hornik, 2013) is followed.
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Figure 6.4: The proposed universal droop controller, which takes the form of the robust
droop controller for R-inverters reported in (Zhong, 2013b).
As reported in (Zhong, 2013b), the conventional droop control is not able to achieve
tight voltage regulation and accurate power sharing in the presence of numerical errors,
noises, disturbances, component mismatches and parameter shifts etc. This is the same for
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the droop control principle derived in the previous subsection. In order to address these
issues, the robust droop control strategy proposed in (Zhong, 2013b) can be adopted to
form the universal droop controller, as shown in Figure 6.4. Actually, it takes the same
form as the robust droop controller for R-inverters reported in (Zhong, 2013b) with
˙E = Ke(E∗−Vo)−nP (6.28)
ω = ω∗+mQ. (6.29)
In the steady state, there is
nP = Ke(E∗−Vo) (6.30)
which means
nP = constant (6.31)
as long as Ke is the same for all inverters. This guarantees the accurate sharing of real
power in proportion to their ratting. As long as the system is stable, which leads to the same
frequency, the accurate sharing of reactive power is guaranteed as well (Zhong, 2013b).
According to (6.30), the load voltage is
Vo = E∗− nPKeE∗E
∗ (6.32)
which can be maintained within the desired range via choosing a large Ke. Hence, the uni-
versal droop controller has very good capability of voltage regulation and accurate power
sharing. This is the same for the inverters with resistive (and inductive) output impedance
reported in (Zhong, 2013b). The droop coefficients n and m, as well as Ke, can be determ-
ined by the desired voltage drop ratio nP∗KeE∗ and the frequency boost ratio
mQ∗
ω∗ , respectively,
where P∗ and Q∗ are the rated real power and reactive power of the inverter.
Although this controller is not new and its excellent performance is known, what is
important is that it has now been proven that this controller is applicable to all practical L-,
R-, C-, RL- and RC-inverters to address the challenging problem of operating inverters with
different types of output impedance in parallel.
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6.4 Small-signal Stability
6.4.1 With the Conventional Form
Here, the small-signal stability of one inverter equipped with the conventional universal
droop controller (6.26-6.27) is analysed. Considering small disturbances around the stable
equilibrium operation point (δe, Voe, Ee), where Ee is the magnitude of the inverter source
voltage, Voe is the magnitude of the load voltage and δe is the phase angle difference
between the inverter source voltage and the load voltage. Linearising (2.12) and (2.13)
around the equilibrium:
∆P(s) = Voe(cosδe cosθ + sinδe sinθ)
Zo
∆E(s)
+
EeVoe(−sinδe cosθ + cosδe sinθ)
Zo
∆δ (s) (6.33)
∆Q(s) = Voe(cosδe sinθ − sinδe cosθ)
Zo
∆E(s)
−EeVoe(sinδe sinθ + cosδe cosθ)
Zo
∆δ (s). (6.34)
Similarly, the conventional universal controller (6.26-6.27) can be linearised around the
equilibrium as
∆E(s) = −n∆P(s)
∆ω = m∆Q(s).
Additionally, there is
∆ω(s) = s∆δ (s). (6.35)
Taking into account the fact that it is a normal practice to filter the active power and the
reactive power with a low pass filter ω f
s+ω f , the small-signal model of the closed-loop system
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described above, as depicted in Figure 6.1, satisfies
∆E(s) =
−nω f
s+ω f
[
Voe(cosδe cosθ + sinδe sinθ)
Zo
∆E(s)
+
EeVoe(−sinδe cosθ + cosδe sinθ)
Zo
∆δ (s)] (6.36)
∆ω(s) =
mω f
s+ω f
[
Voe(cosδe sinθ − sinδe cosθ)
Zo
∆E(s)
−EeVoe(sinδe sinθ + cosδe cosθ)
Zo
∆δ (s)]. (6.37)
Combining (6.35), (6.36) and (6.37) results in the following homogeneous equation
as3∆δ (s)+bs2∆δ (s)+ cs∆δ (s)+d∆δ (s) = 0 (6.38)
with
a = Z2o
b = Zoω f (2Zo +nVoe(cosδe cosθ + sinδe sinθ))
c = Zoω f (Zoω f +(mEe +nω f )Voe(cosδe cosθ + sinδe sinθ)) (6.39)
d = mω2f EeVoe[nVoe+Zo(sinδe sinθ + cosδe cosθ)].
The system stability can be analysed by investigating the characteristic equation
as3 +bs2 + cs+d = 0. (6.40)
The root-locus plot of this characteristic equation when the impedance angle θ changes
from −pi2 to pi2 is shown in Figure 6.5 using the parameters from the experimental system
to be described later in Section 6.6. The rated system frequency is 50 Hz and the rated
load voltage is 12 V. The load is a 3.8Ω resistor in series with two 2.2 mH inductors. The
droop coefficients are n = 0.02 and m = 0.01. It is assumed that Voe remains constant with
Voe = 11 V at the equilibrium independently when the inverter output impedance angle θ
changes. According to (6.26), there is Ee = 11.43 V. Under this assumption, the δe changes
with θ , as shown in Figure 6.6. As can be seen from Figure 6.5, the roots are always
located in the left half of the s-plane, which indicates that the stability is always guaranteed
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when the inverter is equipped with the conventional droop controller, independently from
the type of the output impedance, as long as the phase angle satisfies θ ∈ (−pi2 , pi2 ).
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Figure 6.5: The root loci of the small-signal model of the closed-loop system (6.40) when
θ changes from −pi2 to pi2 .
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Figure 6.6: The value of δe when θ changes from −pi2 to pi2 .
6.4.2 With the Robust Form
Similarly, the controller (6.28-6.29) can be linearised around the equilibrium as
s∆E(s) = −n∆P(s)
∆ω(s) = m∆Q(s).
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Additionally, there is
∆ω(s) = s∆δ (s). (6.41)
Considering the low pass filter ω f
s+ω f used in the real power and the reactive power meas-
urement, the small-signal model of the closed-loop system is
s∆E(s) =−n · ω f
s+ω f
· [Voe(cosδe cosθ + sinδe sinθ)
Zo
∆E(s)
+
EeVoe(−sinδe cosθ + cosδe sinθ)
Zo
∆δ (s)] (6.42)
s∆δ (s) = m · ω f
s+ω f
· [Voe(cosδe sinθ − sinδe cosθ)
Zo
∆E(s)
−EeVoe(sinδe sinθ + cosδe cosθ)
Zo
∆δ (s)] (6.43)
which leads to the following fourth-order homogeneous equation
as4∆δ (s)+bs3∆δ (s)+ cs2∆δ (s)+ds∆δ (s)+ e∆δ (s) = 0 (6.44)
with
a = Z2o
b = 2Z2oω f
c = Zoω f (Voe(cosδe cosθ + sinδe sinθ)(n+mEe)+Zoω f ) (6.45)
d = Zoω2f Voe(cosδe cosθ + sinδe sinθ)(n+mEe)
e = mEenω2f V 2oe.
The system stability can be analysed by investigating the characteristic equation
as4 +bs3 + cs2 +ds+ e = 0. (6.46)
The root-locus plots of this characteristic equation when θ changes from −pi2 rad to pi2
rad are shown in Figure 6.7 for three cases of different loads, using the parameters from the
experimental system to be described later in Section 6.6.
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θ = 0θ = 0
(a) with a resistive load R = 8Ω
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θ = 0θ = 0
(b) with a resistive-inductive load 7.6+2.76 j
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(c) with a resistive-capacitive load 7.6−2.76 j
Figure 6.7: The root loci of the small-signal model of the closed-loop system (6.46) when
θ changes from −pi2 to pi2 .
The rated system frequency is 50 Hz and the rated load voltage is 12 V, with n = 0.48
and m = 0.03. According to (6.32), Voe is independent from the output impedance angle
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θ . Thus, as long as the load is unchanged and n, Ke, E∗ are fixed, it remains as a constant
at the equilibrium when the inverter output impedance angle θ changes. Ee changes with
impedance angle θ but can be calculated according to Voe and a given load. For all these
cases, the roots are always located in the left half of the s-plane, which indicates that the
stability is guaranteed when the inverter is equipped with the universal droop controller,
independently from the type of the output impedance, as long as the phase angle satisfies
θ ∈ (−pi2 , pi2 ). When the load is purely resistive, the roots when θ changes from −pi2 rad to
0 overlap with the roots when θ changes from 0 to pi2 rad, as shown in Figure 6.7(a). When
the load is resistive-inductive the roots move in the opposite direction of those when the
load is resistive-capacitive, as shown in Figures 6.7(b) and 6.7(c).
6.5 Simulation Results
To demonstrate the feasibility of the universal droop controller, simulations were carried
out with MATLAB 2013a, toolboxes such as Simulink and Simscape were extensively
used. The solver used in the simulations was Tustin with a relative tolerance of 10−3 and
the sampling time is 1 µF. More detailed information can be found in Appendix A. The
inverter system consisted of two single-phase inverters powered by two separate 400 V dc
voltage supplies and with a linear load R = 57Ω.
6.5.1 Case I: Parallel Operation of Two Inverters
The ratings of Inverter 1 and 2 were 0.5 kVA and 1 kVA, respectively. It is expected that
P2 = 2P1 and Q2 = 2Q1. The PWM switching frequency was 15 kHz and the line frequency
of the system was 50 Hz. The rated load voltage of inverters was 230 V and Ke = 10. The
filter inductor was L = 0.55 mH with a parasitic resistance of 0.3Ω and the filter capacitor
C was 20 µF. The desired voltage drop ratio niS
∗
i
KeE∗ is chosen to be 0.25% and frequency
boost ratio miS
∗
i
ω∗ to be 0.1%. As a result, for the universal droop controller, L-controller and
C-controller, there are n1 = 0.0115 and n2 = 0.0057; m1 = 6.2832e−4 and m2 = 3.1416e−4.
To verify the design, the proposed universal droop controller is applied to parallel-
operated inverters with different types of output impedance, which include parallel-connected
L-inverters (L&L), R-inverters (R&R), C-inverters (C&C), RC-inverters (RC&RC), L-inverter
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and R-inverter (L&R), L-inverter and C-inverter (L&C), L-inverter and RC-inverter (L&RC),
R-inverter and C-inverter (R&C), R-inverter and RC-inverter (R&RC), as well as C-inverter
and RC-inverter (C&RC). Because of the filter inductor, the output impedance of the in-
verter would be inductive (the L-inverter) if no current loop is added to change its type.
The R-inverter is designed with a virtual resistor R = 1Ω via a current loop proposed in
(Zhong, 2013b; Guerrero et al., 2005); the C-inverter is designed with a virtual capacitor
Co = 1(3ω∗)2L = 2046.9 µF via a current loop proposed in (Zhong and Zeng, 2011). As
shown in Figure 6.8, the RC-inverter is designed with a virtual resistor R = 1Ω and a vir-
tual capacitor Co = 1(3ω∗)2L = 2046.9 µF via a current loop shown in Figure 6.8.
 
R 
- u 
i 
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osC
1
 
vr 
Figure 6.8: A controller to achieve the RC-inverter.
As shown in Table 6.2 and Figure 6.9-6.18, the universal droop controller worked very
well for all cases of two parallel operated inverters without causing instability:
1) the real power and reactive power were accurately shared in the ratio of 2:1;
2) the load voltage was maintained close to the rated voltage and the frequency close to
the rated frequency even when the inverters in parallel were with different types of output
impedance;
3) the dynamic performance was excellent - it was fast and with very small overshoot.
Table 6.2: Steady-state performance of two parallel operated inverters with UDC
Variable L-&L- R-&R- C-&C- RC-&RC- L-&R-
Apparent power 1 (VA) 306.87-242.71j 306.44-242.79j 307.48-242.59j 306.73-242.87j 307.06-242.97j
Apparent power 2 (VA) 618.05-485.69j 618.67-485.77j 617.44-485.81j 618.38-485.68j 618.04-485.56j
RMS load voltage (V) 229.64 229.65 229.65 229.65 229.65
Frequency f (Hz) 49.98 49.98 49.98 49.98 49.98
Variable L-&C- L-&RC C-&R- C-&RC- RC-&R-
Apparent power 1 (VA) 307.08-242.97j 307.49-242.728j 307.94-242.93j 307.02-242.83j 307.10-243.00j
Apparent power 2 (VA) 617.84-485.43j 617.60-485.80j 617.15-485.60j 618.07-485.71j 617.99-485.54j
RMS load voltage (V) 229.65 229.64 229.65 229.65 229.64
Frequency f (Hz) 49.98 49.98 49.98 49.98 49.98
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Figure 6.9: Simulation results for the parallel operation of two L-inverters
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Figure 6.10: Simulation results for the parallel operation of two R-inverters
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Figure 6.11: Simulation results for the parallel operation of two C-inverters
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Figure 6.12: Simulation results for the parallel operation of two RC-inverters
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Figure 6.13: Simulation results for the parallel operation of an L-inverter & an R-inverter.
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Figure 6.14: Simulation results for the parallel operation of an L-inverter & a C-inverter.
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Figure 6.15: Simulation results for the parallel operation of an L-inverter & an RC-inverter.
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Figure 6.16: Simulation results for the parallel operation of a C-inverter & an R-inverter.
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Figure 6.17: Simulation results for the parallel operation of a C-inverter & an RC-inverter.
0 1 2 3 4 5 6 7 8 9 10
−500
0
500
1000
1500
Time [s]
P 
[W
]
 
 P1 P2
0 1 2 3 4 5 6 7 8 9 10
−900
−600
−300
0
300
Time [s]
Q 
[V
ar]
 
 Q1 Q2
(a) Real power (b) Reactive power
0 1 2 3 4 5 6 7 8 9 10
49.9
49.95
50
50.05
50.1
Time [s]
Fr
eq
ue
nc
y 
[H
z]
 
 f1 f2
0 1 2 3 4 5 6 7 8 9 10
0
50
100
150
200
250
V
o
 
[V
]
Time [s]
0.8 1 1.2 1.4
228
230
232
(c) Frequency (d) RMS load voltage
Figure 6.18: Simulation results for the parallel operation of an RC-inverter & an R-inverter.
6.5.2 Case II: Parallel Operation of Three Inverters
In order to further validate the proposed robust universal droop controller, real-time sim-
ulations were carried out on an OPAL RT real-time digital simulator. Three single-phase
inverters powered by three separate 400 V dc voltage supplies were operated together to
power a 20Ω linear load. The capacities of Inverters 1 (L-inverter), 2 (C-inverter) and 3
(R-inverter with a virtual 4Ω resistor) were 1 kVA, 2 kVA and 3kVA, respectively.
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Figure 6.19: Real-time simulation results of the parallel operation of an L-inverter, a C-
inverter and an R-inverter.
It is expected that P2 = 2P1, Q2 = 2Q1, P3 = 3P1 and Q3 = 3Q1. The PWM switching
frequency was 10 kHz and the line frequency of the system was 50 Hz. The rated load
voltage was 230 V and Ke = 10. The filter inductor was L = 0.55 mH with a parasitic
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resistance of 0.3Ω and the filter capacitor C was 20 µF. The desired voltage drop ratio niS
∗
i
KeE∗
was chosen as 0.25% and the frequency boost ratio miS
∗
i
ω∗ was 0.1% so the droop coefficients
are n1 = 0.0057, n2 = 0.0029, n3 = 0.0019, m1 = 3.1416×10−4, m2 = 1.5708×10−4 and
m3 = 1.0472×10−4.
The real-time simulation results are shown in Figure 6.19. At t = 0 s, the three inverters
were operated separately with the load connected to the R-inverter only. Then, at t = 10
s, the C-inverter was connected in parallel with the R-inverter and the two inverters shared
the real power and reactive power accurately in the ratio of 2:3.
At t = 30 s, the L-inverter was put into parallel operation. The three inverters shared
the real power and reactive power accurately in the ratio of 1:2:3. Then the R-inverter was
disconnected at t = 60s and the C-inverter and the L-inverter shared the power accurately
in the ratio of 2:1. Finally, the L-inverter was disconnected at t=80 s and the load was
powered by the C-inverter only. The frequency and the voltage were regulated to be very
close to the rated values, respectively, as can be seen from Figure 6.19(c) and (d).
The waveforms of the load voltage and the inductor currents of the three inverters after
taking away the switching ripples with a hold filter when the three inverters were in parallel
operation are shown in Figure 6.19(e) and (f). It can be seen that indeed the three inverters
shared the load accurately in the ratio of 1:2:3.
6.6 Experimental Validation
In order to validate the proposed universal droop controller, the experiment was carried out
with a system consisting of three inverters operated in parallel, as shown in Figure B.1(a).
More detailed information can be found in Appendix B. These three single-phase inverters
are powered by three separate 30 V dc voltage supplies and loaded with a 3.8Ω resistor in
series with two 2.2 mH inductors. Since the aim of this chapter is to address the parallel
operation of inverters with different types of output impedance, the case with a nonlinear
load is not considered. The original inverters include a filter inductor L = 7 mH with a
parasitic resistance of 1Ω and a filter capacitor C =1 µF. The PWM switching frequency
is 10 kHz; the line frequency of the system is 50 Hz and the cut-off frequency ω f of the
measuring filter is 10 rad/s. The rated load voltage of the inverters is 12 V and Ke = 20.
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Table 6.3: Steady-state performance of three parallel operated inverters with UDC
Variable R-&L-&C-inverters
Apparent power 1 (VA) 6.07+1.54j
Apparent power 2 (VA) 11.62+2.83j
Apparent power 3 (VA) 16.60+3.97j
RMS load voltage (V) 11.55
RMS inductor current 1 (A) 0.54
RMS inductor current 2 (A) 1.03
Inductor current 3 (A) 1.48
Frequency f (Hz) 50.016
Current sharing error I3−3I14I3 ×100% −2.4%
Voltage drop E
∗−Vo
E∗ ×100% 3.8%
Frequency error f
∗− f
f ∗ ×100% 0.03%
The desired voltage drop ratio niS
∗
i
KeE∗ is chosen as 10% and the frequency boost ratio
miS∗i
ω∗ is
chosen as 0.5%. Here the subscript i is the inverter index.
These three inverters are operated as an R-inverter with a virtual 8 Ω resistor (Guerrero
et al., 2005; Zhong, 2013b), a C-inverter with a virtual 161 µF capacitor in series with a vir-
tual 2.5 Ω resistor (Zhong and Zeng, 2011; 2014), and an original L-inverter, respectively.
The parallel operation of the three inverters is tested, and the L-inverter, the C-inverter and
the R-inverter were designed to have a power capacity ratio of 1:2:3, with P3 = 1.5P2 = 3P1
and Q3 = 1.5Q2 = 3Q1. The corresponding droop coefficients are n1 = 1.44, n2 = 0.72,
n3 = 0.48, m1 = 0.09, m2 = 0.045 and m3 = 0.03. The experimental results are shown in
Figure 6.20 with the measured steady-state performance shown in Table 6.3.
At t = 3 s, the R-inverter was started to supply the load. Then, at about t = 6 s, the
C-inverter was started and began to synchronize with the R-inverter. As shown in Figure
6.20 (b), the RMS load voltage of the C-inverter stepped up to be almost the same as that
of the R-inverter and the frequency of the C-inverter stepped up to be approximately 50Hz.
At about t = 12 s, the C-inverter was connected to the load and thus in parallel with the
R-inverter. As shown in Figure 6.20 (a), after a short transient, the R-inverter and the C-
inverter shared the real power and the reactive power with a ratio of 3:2, as designed. As
shown in Figure 6.20 (b), the RMS value of the load voltage and the frequency of both
inverters became the same. The inverter load voltage RMS value slightly increased and the
R-inverter frequency decreased a little bit.
94
 t: [3 s/div] 
 
 
 
 
 
 
 
 
 
 
 
 
 
P: [5 W/div] 
 
 
 
 
 
 
 
 
 
 
Q: [1.5 Var/div] 
 
 
 
0 Var   
0 W     
R- 
C- 
L- 
R- 
L- C- 
(a) Real power and reactive power
 
Vo: [2V/div]
f: [0.05 Hz/div]
t: [3 s/div]
 
0 V 
50 Hz 
R-  
R-  
C-  L-  
C-  
L-  
(b) Frequency and RMS load voltage
 
t: [5 ms/div] 
vo: [15V/div] 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
i: [1 A/div] 
 
 
 
0 V 
0 A 
R-       C- 
           
      L- 
(c) Loadt voltage and inductor current
Figure 6.20: Experimental results for parallel operation of an L-inverter, a C-inverter and
an R-inverter.
At t = 15 s, the L-inverter was started to synchronize with the terminal voltage estab-
95
lished by the R-inverter and the C-inverter. As shown in Figure 6.20 (b), the RMS load
voltage of the L-inverter stepped up to be almost the same as that of the load and the fre-
quency of the L-inverter stepped up to be approximately 50 Hz. After that, at about t = 21
s, the L-inverter was connected to the load and thus in parallel with the R-inverter and the
C-inverter. As shown in Figure 6.20 (a), the L-inverter, the C-inverter and the R-inverter
shared the real power and the reactive power with a ratio of 1:2:3, as designed. As shown in
Figure 6.20 (b), the RMS value of the load voltage and the frequency of these three invert-
ers became the same. The RMS voltage of the load slightly increased and the frequency
decreased a little bit. The load voltage was regulated well and the inverter currents were
shared accurately with a ratio of 1:2:3 in the steady state, as shown in Figure 6.20 (c). Note
that because of this phase resetting, the frequency of the inverters measured by the WT500
power analyser had some spikes but this does not matter.
6.7 Summary
In this chapter, a universal droop control principle has been proposed for inverters with
any type of output impedance having an impedance angle between −pi2 rad and pi2 rad to
achieve parallel operation. Moreover, it has been shown that the robust droop controller
recently proposed in the literature for R-inverters actually offers one way to implement this
principle. In other words, it is actually a universal droop controller that can be applied
to any practical inverters having an impedance angle between −pi2 rad and pi2 rad. Small-
signal stability analysis has been carried out for an inverter equipped with the universal
droop controller when the impedance angle changes from −pi2 rad to pi2 rad for different
loads. The universal droop controller works well for the parallel operation of inverters with
different types of output impedance. It is also able to achieve system stability, accurate
proportional power sharing, tight voltage regulation and very tight frequency regulation.
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Chapter 7
Droop Controller without Voltage and
Frequency Deviations
Although a universal droop controller has been proposed in Chapter 6, which enables the
parallel operation of inverters with different types of output impedance, droop controllers
still have a trade-off between the power sharing and the regulation of the load voltage and
frequency. Then, a question arises: Is it possible to have accurate power sharing without
any load voltage or frequency deviation?
To solve this problem, a new droop controller adopting the structure of the robust droop
controller (Zhong, 2013b) and utilizing the transient droop characteristics (Guerrero et al.,
2005) is proposed. This controller can achieve proportional power sharing while maintain-
ing the load voltage and frequency at the nominal values. This means that the voltage drop
caused by the inverter output impedance will be automatically compensated. Besides, this
controller needs no communication between parallel connected inverters.
7.1 The Trade-off of the Droop Controller
Inverters can have different types of output impedance, corresponding to which the droop
controller has different forms (Brabandere et al., 2007; Yao et al., 2011; Guerrero et al.,
2005; 2007). To simplify the analysis, the R-inverter is taken as an example. The proposed
droop controller can be easily extended to the case of the L-inverter and the C-inverter.
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7.1.1 The Trade-off of the Conventional Droop Controller
The conventional droop controller of the R-inverter is
E = E∗−nP (7.1)
ω = ω∗+mQ. (7.2)
According to (7.1) and (7.2), the load voltage amplitude and frequency deviations caused
by the droop controller are −nP and mQ, respectively. Obviously, the deviations exist as
long as the power is not zero. Besides, the voltage drop on the inverter output impedance
will make the load voltage amplitude deviate further.
7.1.2 The Trade-off of the Robust Droop Controller
As shown in Figure 2.9, the robust droop controller of the R-inverter is
˙E = Ke(E∗−Vo)−nP (7.3)
ω = ω∗+mQ. (7.4)
At the steady state, (7.3) becomes
nP = Ke(E∗−Vo). (7.5)
According to (7.4) and (7.5), the deviations caused by the droop controller are −nPKe and
mQ, respectively. Although by adjusting Ke, n and m, the deviations can be controlled to
be small, they exist as long as the power is not zero.
7.1.3 Limitations of Droop Controllers Reported in Literature
This trade-off can be partly removed with the method proposed in (Guerrero et al., 2005).
As shown in Figure 7.1, there are
E = E∗ (7.6)
ω−ω∗ = mQ˜ (7.7)
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with
Q˜ = H(s)Q = τs
τs+1
Q (7.8)
where τ is the time constant of the transient droop action. Then, according to Figure 2.5(a)
and Figure 7.1,
vo = vr−Zo(s) · i (7.9)
with
Zo(s) = Zvir(s)+ sL = R+KLP+ sL (7.10)
where Zvir(s) is the adaptive virtual impedance. Note that the output impedance in (Guer-
rero et al., 2005) is defined at the terminal with the load voltage and the load current, while
the one in this chapter is defined with the load voltage and the filter inductor current. These
two are almost the same at low frequencies (Zhong and Zeng, 2014). According to (7.7),
the steady-state frequency deviation would be 0, and the reactive power Q can be shared
proportionally.
However, the magnitude deviation of the load voltage vo can not be avoided. According
to (7.6), the amplitude of the inverter reference voltage vr is set to be the nominal value.
Then, according to (7.9), the amplitude of the load voltage vo will deviate from the nominal
value because of the voltage drop on the inverter output impedance. Another issue is the
active power sharing. For the R-inverter, R≫ sL, and roughly
P =
E−Vo
Zo
Vo ≈ E
∗−Vo
R+KLP
Vo (7.11)
which is equal to
KLP2 +RP+Vo(Vo−E∗) = 0 (7.12)
where Vo(Vo−E∗) would be constant at the steady state. For equal active power sharing,
all inverters should have the same KL and R, which can be easily set by the controller.
However, for proportional active power sharing, KL and R need to be calculated according
to the value of Vo(Vo−E∗), which is difficult to be obtained in advance.
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Figure 7.1: The droop controller reported in (Guerrero et al., 2005).
7.2 The Proposed Droop Controller
To address the problems discussed in Section 7.1, a new droop controller has been pro-
posed in this chapter. As shown in Figure 7.2(a), the proposed droop controller adopts
the structure of the robust droop controller (Zhong, 2013b) and utilizes the transient droop
characteristics (Guerrero et al., 2005). This controller is very simple but effective (Zeng
and Zhong, 2014):
˙E = Ke(E∗−Vo)−nP˜ (7.13)
ω−ω∗ = mQ˜. (7.14)
At steady state, there should be
Ke(E∗−Vo) = nP˜ (7.15)
where
P˜ = H(s)P =
τs
τs+1
P (7.16)
Q˜ = H(s)Q = τs
τs+1
Q. (7.17)
Obviously, under the steady-state condition, both P˜ and Q˜ will be 0, thus the left-hand sides
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Figure 7.2: The proposed droop controller.
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of (7.14) and (7.15) will also be 0. Hence, this yields
Vo = E∗ (7.18)
ω = ω∗ (7.19)
which guarantee the steady-state deviations of both the load voltage magnitude and fre-
quency to be 0. It indicates that the voltage drop on the inverter output impedance has been
automatically compensated. For the active and the reactive power sharing, there are
P = (
1
τs
+1)P˜ (7.20)
Q = ( 1
τs
+1)Q˜. (7.21)
When the initial conditions of both integral of ˜P and ˜Q are the same, it holds that
P =
1
τ
∫
∞
0
˜Pdt + ˜P (7.22)
Q = 1
τ
∫
∞
0
˜Qdt + ˜Q. (7.23)
According to (7.22) and (7.23), the active power P and reactive power Q will be accur-
ately proportionally shared, as long as the transient active power ˜P and the transient react-
ive power ˜Q are proportionally shared, which can be achieved by choosing proper n and
m. However, the zero-pole cancellation caused by the integrators and H(s) exists, which
makes the system internally unstable. As shown in Figure 7.2(b), to avoid the zero-pole
cancellation, the integrator positions are changed.
7.3 Simulation Results
To verify the proposed droop controller, simulations were carried out with MATLAB 2013a,
toolboxes such as Simulink and Simscape were extensively used. The solver used in the
simulations was ode23 with a relative tolerance of 10−3 and the sampling time is 1 µF.
More detailed information can be found in Appendix A. The inverter system consisted of
of two single-phase inverters powered by two separate 400 V dc voltage supplies. The load
is a 50Ω resistor. The PWM switching frequency is 15 kHz, the filter inductor is L = 0.55
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mH with a parasitic resistance of 0.3Ω, and the filter capacitor C is 20 µF. The rated RMS
value of the load voltage is 230 V, and the rated system line frequency is 50 Hz. Ke is
chosen to be 10, and τ is chosen to be 1. The rated capacity of inverter 1 and inverter 2 are
0.5 kVA and 1 kVA, respectively. It is expected that P2 = 2P1 and Q2 = 2Q1. With the pro-
posed controller, the load voltage magnitude and frequency deviations at the steady state
will be maintained at 0. Thus, the desired voltage drop ratio nS∗KeE∗ and the frequency boost
ratio mS∗ω∗ do not influence the corresponding steady-state deviations any more, but influence
the speeds of the corresponding transient responses. The frequency boost ratio is set to be
0.1%, and the desired voltage drop ratio is chosen to be 10% to guarantee the response
speed. As a result, n1 = 0.46 and n2 = 0.23; m1 = 6.2832×10−4 and m2 = 3.1416×10−4.
Simulation 1 was carried out with the droop controller proposed in this chapter, while
simulation 2 is with the robust droop controller (Zhong, 2013b), which can be easily im-
plemented by setting H(s) = 1. Simulation 3 was carried out with the droop controller
proposed in (Guerrero et al., 2005). For Simulation 1 and 2, the virtual resistive output
impedance is designed via a current loop u = vr−Ri (Guerrero et al., 2005). For all the
simulations, the virtual resistance for inverter 1 and 2 is set to be R1 = 12Ω and R2 = 6Ω,
respectively. For simulation 3, KL is set to be 0.01.
As can be seen from Figure 7.3 and Table 7.1, the robust droop controller was able to
accurately proportionally share both the active power and the reactive power. However,
there existed load voltage amplitude and frequency deviations and were −14 V and −0.02
Hz, respectively. Thus, the voltage drop is approximately 6.1% of the rated voltage and
the frequency error is approximately 0.04% of the rated frequency. The droop controller
proposed in (Guerrero et al., 2005) was able to maintain the frequency at the nominal
value. However, the power sharing, and particularly the active power sharing, was not
good. Besides, the load voltage amplitude deviation was approximately −27 V. Thus, the
voltage drop is approximately 11.7% of the rated voltage, which is larger than the desired
voltage drop. These simulation results agreed with the analysis in Section 7.1 and Section
7.2. The droop controller proposed in this chapter was able to achieve proportional sharing
for both the active and the reactive powers. Meanwhile, it was able to keep both the load
voltage amplitude and the frequency at the exact nominal values.
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Table 7.1: Steady-state performance of two parallel operated inverters.
Variable simulation 1 simulation 2 simulation 3
Apparent power 1 (VA) 340-220j 300-200j 340-200j
Apparent power 2 (VA) 680-440j 600-400j 500-340j
RMS load voltage (V) 230 216 203
Frequency f (Hz) 50 49.98 50
Voltage drop E
∗−Vo
E∗ ×100% 0 6.1% 11.7%
Frequency error f
∗− f
f ∗ ×100% 0 0.04% 0
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Figure 7.3: Simulation results with the linear load R = 50Ω: simulation 1 with the pro-
posed droop controller (left column), simulation 2 with the robust droop controller (middle
column), and simulation 3 with the droop controller proposed in (Guerrero et al., 2005)
(right column).
As the magnitude of the load voltage in simulation 1 was maintained at the nominal
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value, while both the load voltage magnitude of simulation 2 and 3 dropped, the power
generated in simulation 1 was the largest. Meanwhile, the voltage drop in simulation 3
caused by the virtual impedance R+KLP+ sL was larger than the one of simulation 2
caused by the robust droop controller (KeE∗P10S ) and the output impedance R+ sL. The active
power and the reactive power of simulation 3 were smaller than the one of simulation 2.
7.4 Summary
In this chapter, the trade-off of the conventional droop control scheme has been pointed
out. Conventional droop controllers have voltage and frequency deviations when the load
power is not zero. A droop control method has been proposed in (Guerrero et al., 2005)
to address this problem. However, as this method can not compensate the voltage drop
caused by the inverter output impedance, it can not avoid the voltage amplitude deviation.
Besides, it does not work well when the active power sharing ratio is not 1:1. To solve
these problems, a new droop control strategy is proposed in this chapter. It adopts the
structure of the robust droop controller and utilizes the transient droop characteristics. It is
able to achieve proportional power sharing while maintaining the inverter output amplitude
and frequency at the nominal values. However, limitations on the initial conditions of the
integrators and the per-unit output impedance are very strict and need to be further studied.
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Chapter 8
Current Droop Controller
Droop controllers studied in the previous chapters are all about the control of the power.
However, even if the power is controlled, currents are still not limited when a sudden load
change or short-circuit occurs. A possible solution is directly controlling the active and
the reactive currents (Brabandere et al., 2007; Liu et al., 2012; Khodadoost Arani et al.,
2013). In this chapter, a current droop controller is proposed. It first develops a new
current calculation unit to obtain the active and the reactive currents only according to the
angle of the load voltage. This unit is simpler than the ones reported and does not need
any information of the inverter output impedance. Then, these currents take the places of
the power as the control variable to limit the current RMS value at the steady state. Next,
the structure of the robust droop controller is adopted to guarantee the robustness, based on
which the CDC is developed. With an adaptive coefficient added to the voltage magnitude
loop, this controller is able to better limit the current than the proposed ones. After that,
the small signal stability is analysed. Finally, experimental results are provided to verify
the feasibility of the proposed current droop controller.
8.1 Limitations of Droop Controllers Reported in Literat-
ure
The droop controller has different forms for inverters with different types of output imped-
ance. In this chapter, the inverter with resistive output impedance is taken as an example.
The conventional droop controller (2.16)-(2.17) (Diaz et al., 2010) and robust droop con-
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troller (2.18)-(2.19) (Zhong, 2013b) are not able to limit the currents well when the load
voltage vo deviates far away from its nominal value. The conventional current droop con-
troller takes the form
E = E∗−nIp (8.1)
ω = ω∗+mIq (8.2)
where Ip and Iq are the RMS values of the active and the reactive currents, respectively. It
has better performance but the response speed has not been improved enough (Brabandere
et al., 2007; Liu et al., 2012; Khodadoost Arani et al., 2013).
In both (Brabandere et al., 2007) and (Liu et al., 2012), active and reactive currents are
calculated with [
Ip
Iq
]
=
1
Vo
[
X
Z −RZ
R
Z
X
Z
][
P
Q
]
(8.3)
where R is the resistance of the inverter output impedance and X is the reactance of the
inverter output impedance. Thus, the power, the magnitude of the load voltage, and the
ratios XZ and
R
Z are needed.
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Figure 8.1: The current calculation unit reported in (Khodadoost Arani et al., 2013).
As shown in Figure 8.1, for the current calculation unit proposed in (Khodadoost Arani
et al., 2013), two Fourier blocks are firstly adopted to obtain the angle of the inverter load
voltage vo, the angle and amplitude of the current i. Then, the current amplitude and the
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angle difference are used in the calculation of the active and the reactive currents:
Ip = Icos(θv−θi) (8.4)
Iq = Isin(θv−θi) (8.5)
where I is the RMS value of the current i. As the controller proposed in (Khodadoost Arani
et al., 2013) adopts the control structure of the conventional droop controller, it has some
strict limitations, such as the same per-unit output impedance for all the parallel operated
inverters.
8.2 The Proposed Current Droop Controller
In this chapter, a new droop control method named current droop controller is proposed.
It is based on a new current calculation unit and adopts the structure of the robust droop
controller, which makes it robust to numerical errors, disturbances, component mismatches
and parameter drifts. Besides, it adds an adaptive coefficient to voltage magnitude and
frequency loops, so that the short-circuit current could be limited.
8.2.1 The Current Calculation Unit
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Figure 8.2: The proposed current calculation unit.
As shown in Figure 8.2, following applies
Ip =
√
2
τs+1
isinθv ≈ Icos(θv−θi) (8.6)
Iq =
−√2
τs+1
icosθv ≈ Isin(θv−θi). (8.7)
where i is the inductor current, θi is the angle of the inductor current, and θv is the angle of
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the inverter load voltage. Note that this unit only adopts one Fourier block and only needs
the angle of the inverter load voltage vo.
8.2.2 The Current Droop Controller
Based on this current calculation unit, a current droop controller with robust form is pro-
posed, which adopts the structure of the robust droop controller:
˙E = Ke(E∗−Vo)−nIp (8.8)
ω = ω∗+mIq (8.9)
However, its current limiting ability is very weak. As shown in Figure 8.3, an adaptive
coefficient is added to the voltage magnitude loop:
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Figure 8.3: The proposed current droop controller.
˙E = Ke(E∗−Vo)−nKIIp (8.10)
ω = ω∗+mIq (8.11)
where
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KI = (
I
Ir
)h (8.12)
and
h = 1,2,3...
Here, n and m are set according to the voltage drop ratio Rv and frequency boost ratio R f ,
with current I = Imax:
n =
KeE∗Rv
Imax
(8.13)
m =
ω∗R f
Imax
. (8.14)
8.2.3 Current Limiting
For conventional current droop controller, one has
n =
E∗Rv
Imax
(8.15)
m =
ω∗R f
Imax
. (8.16)
According to (8.1), (8.2), (8.15) and (8.16), at the steady state, there should be
Ip =
E∗−E
n
=
E∗−E
RvE∗
Imax (8.17)
Iq =
ω−ω∗
m
=
ω−ω∗
ω∗R f
Imax. (8.18)
Assuming that S∗ = ImaxE∗, for robust droop controller, there are
n =
KeRv
Imax
(8.19)
m =
ω∗R f
ImaxE∗
(8.20)
According to (8.8), (8.9), (8.19) and (8.20), at the steady state, there should be
Ip =
Ke(E∗−Vo)
nVo
=
E∗−Vo
RvVo
Imax (8.21)
Iq =
ω−ω∗
mVo
=
(ω−ω∗)E∗
ω∗R fVo
Imax. (8.22)
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For the CDC proposed in this chapter, according to (8.10), (8.11), (8.13) and (8.14), at the
steady state, there should be
Ip =
Ke(E∗−Vo)
nKI
=
KeImax(E∗−Vo)
KeRvE∗KI
=
E∗−Vo
RvE∗KI
Imax (8.23)
Iq =
ω−ω∗
m
=
ω−ω∗
ω∗R f
Imax. (8.24)
Ignoring the voltage drop on the inverter output impedance, then Vo ≈ E. When the inverter
is working at the rated current I = Ir, there will be KI = 1 and Vo ≈ E∗. Then
Ip =
E∗−Vo
RvE∗
Imax ≈ E
∗−E
RvE∗
Imax ≈ E
∗−Vo
RvVo
Imax. (8.25)
This indicates that when the inverter is working at the rated current, the active current
of the proposed CDC is almost the same with the ones of the conventional current droop
controller and the robust droop controller. When the inverter is working above the rated
current I > Ir, there will be KI > 1 and Vo < E∗. Then
Ip <
E∗−Vo
RvE∗
Imax ≈ E
∗−E
RvE∗
Imax <
E∗−Vo
RvVo
Imax. (8.26)
Thus, Ip with the proposed CDC is better limited than the ones with the conventional current
droop controller and the robust droop controller. The bigger the current I, the stronger the
limitation on Ip. Similarly, KI can be used in the Iq droop to limit the reactive current.
8.2.4 Power Sharing
In this chapter, h is chosen to be 2 as an example:
h = 2. (8.27)
According to (8.6) and (8.7), there is
I2 = I2p + I
2
q . (8.28)
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According to (8.10), there is
Ke(E∗−Vo) = n( IIr )
2Ip. (8.29)
By solving (8.11), (8.28) and (8.29), one gets
Iq =
ω−ω∗
m
(8.30)
Ip =
3(
√
I4r K2e (E∗−Vo)2
4n2 +
(ω−ω∗)6
27m6 +
I2r Ke(E∗−Vo)
2n )
2/3− (ω−ω∗
m
)2
3(
√
I4r K2e (E∗−Vo)2
4n2 +
(ω−ω∗)6
27m6 +
I2r Ke(E∗−Vo)
2n )
1/3
. (8.31)
When two inverters are operated in parallel,
m1
m2
=
n1
n2
=
I∗2
I∗1
= N. (8.32)
According to (8.30) and (8.31), there will be
Ip1
Ip2
=
Iq1
Iq2
=
1
N
(8.33)
which guarantees the current sharing of the parallel operated inverters. Especially, when
the short-circuit happens, there will be Vo = 0 and
Ip =
3(
√
I4r K2e E∗2
4n2 +
(ω−ω∗)6
27m6 +
I2r KeE∗
2n )
2/3− (ω−ω∗
m
)2
3(
√
I4r K2e E∗2
4n2 +
(ω−ω∗)6
27m6 +
I2r KeE∗
2n )
1/3
(8.34)
Iq =
ω−ω∗
m
. (8.35)
Obviously, the current sharing is also guaranteed when the short-circuit happens.
8.3 Stability for the Current Droop Controller
It is very complicated to analyse the system stability with the current droop controller with
the adaptive coefficient (8.10-8.11). Thus the case with current droop controller without
the adaptive coefficient (8.8-8.9) is analysed here.
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8.3.1 Small-Signal Stability
Consider small disturbances ∆ around the stable equilibrium operation point (δe, Ee), where
δe, Ee represent the phase angle difference between the inverter source voltage and load
voltage, and the magnitude of the inverter source voltage, respectively. Consider the low
pass filter, the linearised forms of (8.8-8.9) for a small disturbance around the stable equi-
librium point become
∆E(s)s =
−nω f
s+ω f
∆IPi(s) (8.36)
∆ω(s) =
mω f
s+ω f
∆IQi(s). (8.37)
Then
Ip = (
E
Zo
cosδ − Vo
Zo
)cosθ + E
Zo
sinδ sinθ (8.38)
Iq = (
E
Zo
cosδ − Vo
Zo
)sinθ − E
Zo
sinδ cosθ . (8.39)
It is assumed that Vo is constant, thus this term could be ignored
IP =
E(cosδ cosθ + sinδ sinθ)
Zo
(8.40)
IQ =
E(cosδ sinθ − sinδ cosθ)
Zo
(8.41)
and hence
∆IP(s) =
cosδe cosθ + sinδe sinθ
Zo
∆E(s)
+
Ee(−sinδe cosθ + cosδe sinθ)
Zo
∆δ (s) (8.42)
∆IQ(s) =
cosδe sinθ − sinδe cosθ
Zo
∆E(s)
−Ee(sinδe sinθ + cosδe cosθ)
Zo
∆δ (s). (8.43)
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Thus
∆E(s)s =
−nω f
s+ω f
[
cosδe cosθ + sinδe sinθ
Zo
∆E(s)
+
Ee(−sinδe cosθ + cosδe sinθ)
Zo
∆δ (s)] (8.44)
∆ω(s) =
mω f
s+ω f
[
cosδe sinθ − sinδe cosθ
Zo
∆E(s)
−Ee(sinδe sinθ + cosδe cosθ)
Zo
∆δ (s)]. (8.45)
Additionally, it holds true that
∆ω(s) = s∆δ (s). (8.46)
According to (8.44), (8.45) and (8.46), the homogeneous equation will be
as4∆δ (s)+bs3∆δ (s)+ cs2∆δ (s)+ds∆δ (s)+ e∆δ (s) = 0 (8.47)
where
a = Z2o (8.48)
b = 2Z2oω f (8.49)
c = Zoω f ((cosδe cosθ + sinδe sinθ)(n+mEe)+Zoω f ) (8.50)
d = Zoω2f (cosδe cosθ + sinδe sinθ)(n+mEe) (8.51)
e = mEenω2f . (8.52)
The system response can be analysed by the characteristic equation
as4 +bs3 + cs2 +ds+ e = 0. (8.53)
To make the analysis simpler, the load is assumed to be purely resistive, which indicates
that the reactive power would be 0 and the frequency would be maintained at ω∗. As can
been seen from Figure 8.4, for one inverter equipped with current droop controller (8.8-
8.9), the system is always stable when Ke and n are positive.
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Figure 8.4: The root-locus for the current droop control scheme.
8.3.2 The Stability of the Load Voltage Dynamics
When the load is complex R+ jX , where the output impedance is Ro + jXo, there are
~E =Vo +
(Ro + jXo)Vo
R+ jX =
R+ jX +Ro + jXo
R+ jX Vo. (8.54)
Thus
E =
√
(R2+RRo +X2 +XXo)2 +(RXo−XRo)2
R2 +X2
Vo (8.55)
thereby
Vo =
R2 +X2√
(R2 +RRo +X2 +XXo)2 +(RXo−XRo)2
E (8.56)
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and
I =
Vo
R+ jX =
R− jX
R2 +X2
Vo (8.57)
Ip =
R
R2 +X2
Vo. (8.58)
Thus
˙E = KeE∗−
(Ke+ nRR2+X2 )(R
2 +X2)√
(R2 +RRo +X2 +XXo)2 +(RXo−XRo)2
E. (8.59)
Thereby, when Ke is positive bounded and n is positive, the system would be stable. Be-
sides, when Ke is fixed and n is increased, the system would be more stable.
8.4 Experimental Results
To validate the proposed current droop controller, experiments were carried out on the test
rig consisting of three single-phase inverters, as shown in Figure B.1(a). More detailed
information can be found in Appendix B. In this chapter, only two of the three inverters
of the experimental setup were used. The dc voltage supplies are 30 V. The filter inductor
is L = 7 mH with a parasitic resistance of 1Ω and the filter capacitor C is 1 μF. The PWM
switching frequency is 10 kHz, the line frequency of the system is 50 Hz. The rated load
voltage of inverters is 12 V and Ke = 20. The desired voltage drop ratio Rv is chosen to
be 10% and the frequency boost ratio R f to be 0.5%. Since the aim of this chapter is
to address current droop controller for the parallel operation of inverters, the case with a
nonlinear load is not considered. Besides, these two inverters are operated as an R-inverter
with a virtual 4Ω resistor. For the proposed current droop controller, the two inverters were
designed to have Imax1 = 2.5 A, and Imax2 = 5 A, with the droop coefficients of n1 = 0.62,
n2 = 9.6, m1 = 0.31 and m2 =4.8. Besides, the rated currents are set as Ir1 = 0.5 A, and
Ir2 = 1 A. It was expected that I2 = 2I1 in parallel operation, and that i2 is in phase with i1.
For the robust droop controller, the corresponding power capacities were S1 =30 VA, and
S2 = 60 VA, with n1 = 0.052, n2 = 0.8, m1 = 0.026 and m2 = 0.4.
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Figure 8.5: Experimental results with the load changed from 12 Ω to 8 Ω and then back to
12 Ω: with the current droop controller (left column), and with the robust droop controller
(right column).
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8.4.1 Case I: Load Changed from 12 Ω to 8 Ω and Then Back to 12 Ω
As shown in Figure 8.5 and Table 8.1, the load was changed from 12 Ω to 8 Ω at time
t = 6s and then back to 12 Ω at time t = 24s. As shown in Figure 8.5(a), for both current
droop controller and robust droop controller, current I1 was changed from 0.33 A to 0.5 A
and I2 was changed from 0.67 A to 1 A at time t = 6s. Then, current I2 was changed back
to 0.33 A and I2 to 0.67 A at time t = 24s. The voltage magnitude had a small drop at
time t = 6s and a small jump at time t = 24s. While the voltage magnitude with the 8 Ω
load is slightly lower than the one with 12 Ω load that is approximately 12 V, the frequency
remains almost the same at approximately 50 Hz before and after the load change. The
instantaneous currents and voltage were shown in 8.5(b) and (c). The current dynamic
response of current droop controller (approximately 0.6 s) was faster than the one of the
robust droop controller (approximately 3 s). For both controllers, i2 is in phase with i1 at
the steady state.
8.4.2 Case II: Load Changed from 8 Ω to 2 Ω and Then Back to 8 Ω
As shown in Figure 8.6 and Table 8.1, the load was changed from 8 Ω to 2 Ω at time
t = 6s and then back to 8 Ω at time t = 24s. As shown in Figure 8.6(a), for current droop
controller, current I1 was changed from 0.5 A to 1.3A and I2 was changed from 1 A to 2.6
A at time t = 6s. Then, I1 returned to be 0.5 A and I2 returned to be 1 A at time t = 24s.
For robust droop controller, current I1 was changed from 0.5 A to 1.8A and I2 was changed
from 1 A to 3.6 A at time t = 6s. Then, I1 returned to be 0.5 A and I2 returned to be 1 A at
time t = 24s. Thus, in the case with 2 Ω load, in which case the inductor current is larger
than the rated current, the current droop controller is able to limit the current approximately
28% lower than the robust droop controller.
Table 8.1: Steady-state performance of two parallel operated inverters with CDC.
Variable With CDC With UDC12 Ω 8 Ω 2 Ω 12 Ω 8 Ω 2 Ω
RMS load voltage (V) 11.9 11.6 8 11.8 11.6 11
RMS inductor current 1 (A) 0.33 0.5 1.3 0.33 0.5 1.8
RMS inductor current 2 (A) 0.67 1 2.6 0.67 1 3.6
Response time for load change (s) - 0.6 1 - 3 6
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(a) f , Vo, I1 and I2 when the load changed from 8 Ω to 2 Ω and then back to 8 Ω
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(b) i1, i2 and vo when the load was changed from 8 Ω to 2 Ω
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(c) i1, i2 and vo when the load was changed from 2 Ω to 8 Ω
Figure 8.6: Experimental results with the load changed from 8 Ω to 2 Ω and then back to
8 Ω: with the current droop controller (left column), and with the robust droop controller
(right column).
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When the load was 2 Ω, the load voltage magnitude when equipped with the current
droop controller was approximately 8 V, while the one when equipped with the robust
droop controller was approximately 11 V. In this case, the current droop controller is able
to reduce the load voltage magnitude by approximately 27% from the one when equipped
with the robust droop controller. Besides, the load voltage magnitude when equipped with
the robust droop controller had a deep drop (approximately 2.5 V) at time t = 6s and a
big jump (approximately 4V) at time t = 24s, while the voltage magnitude when equipped
with the current droop controller changed very smoothly. The frequency remained almost
the same at approximately 50 Hz before and after the load change.
The instantaneous currents and voltage are shown in 8.6(b) and (c). As can be seen, the
current dynamic response when equipped with the current droop controller (approximately
1 s) was much faster than the one when equipped with the robust droop controller (approx-
imately 6 s). Besides, for both the two controllers, i2 was in phase with i1 at the steady
state.
8.5 Summary
For the parallel operation of inverters, a new droop control method named current droop
controller is proposed in this chapter. A new current calculation unit is first proposed to ob-
tain the active and the reactive currents. It only needs the angle of the load voltage, which
is obtained by a PLL block. These currents are then used as the control variables of the
droop controller to limit the current RMS value at the steady state. To make the controller
robust to numerical errors, disturbances, component mismatches and parameter drifts, the
structure of the robust droop controller is adopted. To better limit the currents, an adapt-
ive coefficient is added to the voltage magnitude loop. Experimental results in different
cases have demonstrated the effectiveness of the proposed current droop controller. It is
able to achieve faster response during the the load change and is able to better limit the
current RMS value at the steady state. Meanwhile, accurate load sharing, good voltage and
frequency regulation are maintained.
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Chapter 9
Conclusions and Future Work
9.1 Conclusions
In this thesis, the inverter output impedance has been designed to improve the power quality
and the droop controller for the parallel operation of inverters has been investigated. Small
signal analysis has been adopted to analyse the stability of the inverter system equipped
with the proposed controllers.
9.1.1 Design of the Inverter Output Impedance
Mainstream inverters have inductive output impedance (L-inverter) because of the filter
inductor and could also have resistive output impedance (R-inverter) in some low-voltage
applications. In order to improve the load voltage THD, the C-inverter has been proposed.
Its output impedance is capacitive over a wide range of both low and high frequencies al-
though it still has the inductor connected to the inverter bridge. The C-inverter is achieved
via an inductor current feedback through an integrator, of which the time constant is the
desired output capacitance. As the capacitor is a virtual one, there is no limit on the current
rating and can be applied to any power level. The capacitance can be selected to guar-
antee the stability of the current loop. Besides, the value of the output capacitance can
be optimised so that the THD of the load voltage is minimised. When compared to an
inverter having resistive or inductive output impedance, the C-inverter is able to achieve
lower voltage THD. Moreover, some guidelines are developed to facilitate the selection of
the filter components for C-inverters.
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After that, the output impedance of the C-inverter has been further developed to be a
virtual resonant impedance. Its principle generates from a resonant impedance topology
consisting of inductors and capacitors, of which the magnitude approaches 0 at different
frequencies. The improved C-inverter is achieved via a feedback of the inductor current
through an transfer function, which is the expression of a resonant impedance topology
consisting of inductors and capacitors. The virtual resonant impedance could be designed
to have different levels. It is exactly the same with a virtual capacitor when it only has one
level. When it is designed to have N levels, where N is larger than one, the coefficients
of the transfer function or the virtual resonant impedance are selected and optimised to
minimise the load voltage harmonics at N different orders, and thus the corresponding
total harmonic distortion (THD) of the load voltage could be minimised. Simulation and
experimental results are provided to demonstrate the feasibility and excellent performance
of C-inverters and Improved C-inverters. The filter parameters of the test rig are selected
according to the guidelines developed. It is shown that, with the same hardware, C-inverters
are able to achieve lower voltage THD than L-inverters and R-inverters, and Improved C-
inverters are able to achieve even lower voltage THD than C-inverters.
9.1.2 The Development of the Droop Controller
After the C-inverter is proposed, in order to facilitate the parallel operation of C-inverters,
the robust droop controller has been further developed. Usually, the Q ∼ E and P ∼ ω
droops are used when the output impedance is inductive; the Q∼ ω and P∼ E droops are
used when the output impedance is resistive; for a complex impedance, a transformation
involving the impedance phase angle needs to be introduced (Guerrero et al., 2006b; Yao
et al., 2011). For the C-inverter, the Q ∼ −E and P ∼ −ω droops are adopted. For the
improved C-inverter, as the virtual resonant impedance is also capacitive at the fundamental
frequency, the Q∼−E and P∼−ω droops could also be used.
In order to enable the parallel operation of inverters with different types of output im-
pedance, a universal transformation matrix T has been identified to transform the actual
active power and reactive power into the virtual ones. With the matrix T , a universal droop
control principle that works for inverters with any type of output impedance having a phase
angle between −pi2 rad and pi2 rad is developed. Coincidently and interestingly, this prin-
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ciple takes the form of the droop control principle for R-inverters and paves the way for
designing universal droop controllers with different methods. In this project, the robust
droop control mechanism proposed in (Zhong, 2013b) is added to this droop control prin-
ciple to provide one way to implement it, which turns out to be the same as the robust droop
controller proposed in (Zhong, 2013b). Note that the proposed universal droop controller
enables the parallel operation of inverters with any type of output impedance having a phase
angle between −pi2 rad and pi2 rad, for the first time, which covers any practical L-, R-, C-,
RL- and RC-inverters. This finding is mathematically proven and validated experimentally
with a test rig consisting of three inverters operated in parallel.
Then, in order to achieve accurate power sharing without any load voltage amplitude
or frequency deviation, a droop controller that adopts the structure of the robust droop
controller and utilizes the transient droop characteristics has been presented. It is able to
achieve proportional power sharing while maintaining the inverter output amplitude and
frequency at the nominal values. Besides, in order to limit the current RMS value at the
steady state when a sudden load change or short-circuit occurs, a current droop controller
(CDC) is proposed. It is based on a current calculation unit, which has been proposed to
obtain the active and the reactive currents only according to the angle of the load voltage.
These currents are used in place of the power as the control variables. It also adopts the
structure of the robust droop controller to guarantee the robustness. An adaptive coefficient
is added to voltage magnitude loop to better limit the inverter currents. This controller is
able to better limit the current and response faster than the robust droop controller, and the
conventional current droop controller.
9.2 Future Work
Based on the study carried out in this thesis, much more work could be done in the future.
The inverter output impedance can be further developed to improve the power quality, the
limitations of proposed droop controllers should be addressed, and the application of the
controllers can be extended to three-phase inverters and grid-connected inverters.
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9.2.1 Further Development of the Inverter Output Impedance
As has been mentioned in Chapter 3, the output impedance of an inverter can be defined
at different terminals that have different pairs of voltage and current and hence can be
different. According to (3.49), the overall output impedance is more or less the same as
the output impedance without considering the filter capacitor at low frequencies, where the
major voltage harmonics are concerned. Thus, the filter capacitor has little influence on the
optimal virtual capacitor Co. However, the influence of the filter capacitor on the whole
inverter system should be further investigated. Take C-inverter for example, according to
Figure 2.5(a) and Figure 3.1, there are
u = vr− 1
sCo
(io + ic) (9.1)
and
u f = (R+ sL)(io+ ic)+ vo. (9.2)
Since the average of u f over a switching period is the same as u, there is (approximately)
vr− 1
sCo
(io +
vo
Ro + 1sC
) = (R+ sL)(io + voRo + 1sC
)+ vo (9.3)
which gives
vo = Kvrvr−Z (s) io (9.4)
where Z(s) is the overall output impedance described by (3.51), and
Kvr =
Ro + 1sC
R+ sL+ 1
sCo +Ro +
1
sC
. (9.5)
At low frequencies, Kr could be simplified to
Kvr ≈ 1C
Co +1
. (9.6)
At the fundamental frequencies, according to (3.55), there is
C ≪Co, (9.7)
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so
Kvr ≈ 1. (9.8)
This fact indicates that C and Ro have little impact on the output voltage at the fundamental
frequency. For frequencies higher than the fundamental frequency, take the 3rd harmonic
for example, Figure 9.1 shows the Bode plots of Kvr.
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Figure 9.1: The Bode plot of Kvr with L = 2.35 mH and Co = 479 µF, under four different
conditions: (a) C = 22µF , R = 0.1Ω and Ro = 0.1Ω; (b) C = 44µF , R = 0.1Ω and Ro =
0.1Ω; (c) C = 22µF , R = 4Ω and Ro = 0.1Ω; (d) C = 22µF , R = 0.1Ω and Ro = 1Ω.
As can be seen, when C increases, the peak of the magnitude curve shifts left-bottom,
and the phase curve shifts left. It indicates that the filter capacitor has an effect on voltage
harmonics if the reference voltage vr contains some harmonic components. When R and Ro
increases, the peak of the magnitude curve falls a lot and its phase curve becomes smoother.
To avoid energy loss caused by the real resistor, the virtual resistor can be introduced to the
virtual resonant impedance. On the one hand, the virtual resistor would raise the mag-
nitude of the voltage harmonic components at a wide range of frequencies. On the other
hand, it could decrease the magnitude of the voltage harmonic components at the resonant
frequencies of the virtual resonant impedance. Besides, the virtual resistor offers the sys-
tem stronger damping and stability. Then, how to wisely design the parameters to achieve
127
lower voltage THD while maintaining good damping needs to be studied.
Furthermore, the concept of the smart impedance can be introduced. In fact, the res-
onant impedance has been widely investigated (Mallett, 1924; Iinuma, 1931; Moheimani
and Behrens, 2004), and its principle has been introduced together with the proportional-
resonant controller (Herman et al., 2014) to achieve active impedance(Da Silva et al., 2009),
hybrid active impedance (Gonzatti et al., 2013) and smart impedance (Gonzatti et al., 2015).
The smart impedance can be regarded as a new way to look at hybrid active power filters
(Gonzatti et al., 2015), where the proportional-resonant controller is often used to gener-
ate resonant peaks to extracting the selected harmonics for generating harmonic command
reference (Teodorescu et al., 2006). To handle the harmonic problems with smart imped-
ance, an extra active converter, a coupling transformer, a capacitive unit and corresponding
controllers are needed.
9.2.2 Improvement of Proposed Droop Controllers
For the droop controller proposed in Chapter 7, the limitations on the initial conditions
of the integrators and the per-unit output impedance are very strict. How to remove this
limitation is a critical problem. For the current droop controller proposed in Chapter 8,
at least one period delay exits in the transient response because of the current RMS block.
This delay could cause the system failure in some extreme cases, and needs to be addressed.
Moreover, proposed droop controllers all focus on the control of single-phase voltage-
controlled VSI with local load. The application of the controllers can be extended to the
case of three-phase inverters and grid-connected inverters.
For three-phase inverters, the voltages and currents can be described in different refer-
ence frames, including the natural (abc) frame, the stationary reference (αβ ) frame, and
the synchronously rotating reference (dq) frame. Thus, the controller should be designed
in different coordinates. For the droop controller, the synchronously rotating reference (dq)
frame is often adopted, as the voltages and currents under this frame are no longer depend-
ent on time, and the real and reactive power components of the voltage and the current can
be obtained, respectively. This facilitates the droop controller design and analysis. For the
grid-connected inverters, the droop controller has different forms with the the droop con-
troller for stand-alone inverters. Take the L-inverter for example, the conventional droop
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controller for the L-inverter in grid-connected mode is
E = E∗+n(Qset −Q) (9.9)
ω = ω∗+m(Pset−P). (9.10)
Besides, the filter for the grid-connected connected inverters are often LCL filters, as shown
in Figure 2.4(b), which needs to be carefully designed.
9.2.3 Small Signal Stability
The small signal stability analysis in this thesis focuses on one inverter equipped with the
proposed droop controller. However, the parallel operated inverter system equipped with
the droop controller is much more complicated, and need to be further studied. The method
presented in (Coelho et al., 2002) could be adopted. The key principle is to consider a
common d−q reference frame for all inverters, and represent the vector ~E as
~E = ed + jeq (9.11)
where
ed = Ecos(δ ) (9.12)
eq = Esin(δ ) (9.13)
δ = arctan(eq
ed
). (9.14)
Linearising the equation for δ , which is the angular position of the vector ~E,
∆δ = md∆ed +mq∆eq (9.15)
where
md = −
eq
e2d + e
2
q
(9.16)
mq =
ed
e2d + e
2
q
. (9.17)
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According to (4.23) and (9.15), one has
∆ω = md∆e˙d +mq∆ ˙eq. (9.18)
Then, considering that
E =
∣∣∣~E∣∣∣=√e2d + e2q (9.19)
after linearisation, there is
∆E = nd∆ed +nq∆eq (9.20)
where
nd =
ed√
e2d + e
2
q
(9.21)
nq =
eq√
e2d + e
2
q
. (9.22)
It follows that
∆ ˙E = nd∆e˙d +nq∆ ˙eq. (9.23)
Take two parallel operated L-inverters for example, considering (2.25), (2.26), (9.18),
(9.20) and (9.23), we can obtain the following state equation, which describes each inverter ∆ω˙i∆ ˙edi
∆e˙qi
= [Mi]
 ∆ωi∆edi
∆eqi
+[Ci]
[
∆Pi
∆Qi
]
(9.24)
where
[Mi] =

−ω f 0 0
nqi
mdinqi−mqindi
mqindiω f
mdinqi−mqindi
mqinqiω f
mdinqi−mqindi
ndi
mqindi−mdinqi
mdindiω f
mqindi−mdinqi
mdinqiω f
mqindi−mdinqi
 (9.25)
[Ci] =

0 miω f
nimqω f
mdinqi−mqindi 0
nimdω f
mqindi−mdinqi 0
 . (9.26)
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Considering the relationship between the current and the voltage
[∆i] = [Ys][∆e]. (9.27)
and the active power and the reactive power supplied by each inverter
Pi = ediidi + eqiiqi (9.28)
Qi = ediiqi− eqiidi. (9.29)
There are
[∆ ˙X ] = [A][∆X ] (9.30)
where
[A] = [Ms]+ [Cs]([Is]+ [Es][Ys])[Ks] (9.31)
[Ms] =
[
M1
M2
]
(9.32)
[Cs] =
[
C1
C2
]
(9.33)
[Is] =

id1 iq1 0 0
iq1 −id1 0 0
0 0 id2 iq2
0 0 iq2 −id2
 (9.34)
[Es] =

ed1 eq1 0 0
−eq1 ed1 0 0
0 0 ed2 eq2
0 0 −eq2 ed2
 (9.35)
[Ys] =

G11 −B11 G12 −B12
B11 G11 B12 G12
G21 −B21 G22 −B22
B21 G21 B22 G22
 (9.36)
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[Ks] =

0 1 0 0 0 0
0 0 1 0 0 0
0 0 0 0 1 0
0 0 0 0 0 1
 . (9.37)
This equation describes the behaviour of ∆ω1, ∆ed1, ∆eq1, ∆ω2, ∆ed2 and ∆eq2 around
an operating point defined by ω1, ed1, eq1, ω2, ed2 and eq2 from a given small initial
condition. However, the small signal stability analysis only works well for linearised case.
As the parallel operated inverter system with the droop controller is strongly nonlinear,
some nonlinear stability analysis methods need to be studied and applied.
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Appendix A
Simulation and Experimental Software
Simulations were carried out with MATLAB 2013a, toolboxes such as Simulink and Sim-
scape were extensively used. The solver used in the simulations was ode23/Tustin with
a relative tolerance of 10−3 and the sampling time is 1 µF. The control algorithms for
the experiments were programmed and downloaded from MATLAB to the microcontroller
TMS320F28335 of Texas Instruments (TI) with Code Composer Studio (CCS) and Black-
hawk USB2000.
A.1 Electric Circuit Representation
?
??
?
?
?
?
????????????????
?? ? ?
????????? ??????
?????????????
?
?
????
?????
?????
?????? ?
?
?
??? ???
Figure A.1: The circuit of the inverter for the simulation.
As shown in Figure A.1, the inverter can be modelled by the Simscape/SimPowerSystems/
Power Electronics/Universal Bridge block. As the inverter is single phase, the number of
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bridge arms is chosen to be 2. As IGBT are used in the experiment, the power electronic
device of the bridge in the simulation is chosen to be IGBT/Diodes. Other parameters such
as the snubber resistance and capacitance, as well as forward voltages are kept as the de-
fault values. It is controlled by the signal generated from the Simscape/SimPowerSystems/
Control and Measurements Library/Pulse & Signal Generators/PWM Generator block ac-
cording to the control signal u. The inverter is powered by a dc voltage source and the
output voltage is sent to the load through an LC filter. The dc voltage source can be found
in the path Simscape/Foundation Library/Electrical/Electrical Sources. The filter inductor
and capacitor can be found in the path Simscape/SimPowerSystems/ Elements. The in-
ductor current i and load voltage vo are measured by the current and voltage measurement
block, respectively. These blocks can be found in the path Simscape/SimPowerSystems/
Measurements.
?
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Figure A.2: The nonlinear load for the simulation.
As shown in Figure A.2, the nonlinear load for the simulation is a full-bridge rectifier
loaded with an LC filter and a resistor. The full-bridge rectifier can be modelled by the
Simscape/SimPowerSystems/ Power Electronics/Universal Bridge block, and the number
of bridge arms is chosen to be 2. As diodes are used in the experiment, the power electronic
device of the bridge in the simulation is chosen to be Diodes. The inductor, capacitor and
resistor can be found in the path Simscape/SimPowerSystems/ Elements.
A.2 Control Block Diagrams
The controllers proposed in this paper can be achieved in MATLAB with the following
control block diagrams, where Kv =
√
2, E0 and W0 denote the rated voltage RMS value
and system frequency.
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Figure A.3: The virtual capacitor proposed in Chapter 3
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Figure A.4: The robust droop controller for the C-inverter proposed in Chapter 4.
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Figure A.5: The virtual resonant impedance proposed in Chapter 5
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Figure A.6: The universal droop controller proposed in Chapter 6.
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Figure A.7: The droop controller proposed in Chapter 7.
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Figure A.8: The current calculation unit proposed in Chapter 8.
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Figure A.9: The current droop controller proposed in Chapter 8.
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A.3 CCS Configuration
As shown in Figure A.10, CCS should be configured as follows:
1) Under the Family drop down menu, select C28xx.
2) Under the Platform drop down menu, select Blackhawk USB2000 controller.
3) Select Blackhawk USB2000-F28335 controller.
4) Click Add, click Save & Quit and then click Yes to launch CCS on exit.
Figure A.10: J.3 CCS Configuration.
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Appendix B
Experimental Setup
(a) The picture of the experimental set up
(b) The topology of the main circuit
Figure B.1: The experimental set up consisting of three inverters.
Experiments were carried out on a test rig consisting of three single-phase inverters powered
by three separate dc voltage supplies, as shown in Figure B.1(a). According to Figure
155
B.1(b), the grid ac voltage was first transformed and isolated with the transformer and isol-
ation transformer, respectively. Then, the ac voltage was converted to the dc voltage with
the non-regulated diode bridge to power the inverter. A microcontroller TMS320F28335
from TI was adopted to control the TI HV solar dc/ac board, and the inverter output voltage
was sent to the load. Note that the TI HV solar dc/ac board has its own LC filter, thus no
extra LC filter is needed.
Hall current sensor is used to sense the inductor current. 
Fig 2.1 The Key Components on the board 
3
Figure B.2: The board picture of the TI dc/ac board (TI, 2015b).
Three TI high voltage solar inverter dc/ac boards were adopted, of which the board pic-
ture is shown in Figure B.2. As can be seen from Figure B.2 and Figure B.5, a 470 µF/450
V capacitor was used in the dc side to handle the ripple of the dc voltage generated by the
non-regulated diode bridge. 4 IGBT (IRG4PC30FD) driven by 4 IGBT driver boards were
used, which were optimised for medium operating frequencies. The maximum collector-
to-emitter voltage of the IGBT (IRG4PC30FD) is 600 V, and the maximum continuous
collector current is 17 A when the temperature of the collector is 100 ◦C. The onboard LC
filter consisted of two 3.5 mH inductors and one 1 µF capacitor. One hall current sensor
was installed between the filter inductor and filter capacitor to measure the inductor cur-
rent. Two relays were installed after the filter capacitor, and one 10 A/220 V ac fuse was
installed after the relay.
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B.0.1 PCB Layout
Figure B.3: The PCB layout of the IGBT driver board (TI, 2015a).
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Figure B.4: The PCB layout of the TI HV solar dc/ac board (TI, 2015a).
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B.0.2 Measurements of the Voltage and the Current
The inductor current is measured with the hall current sensor, while both the dc bus voltage
and the ac output voltage were measured via resistors. According to Figure B.5, it is very
simple to get the sample ratio of the dc bus voltage:
Krdc =
R6
R4 +R5 +R14 +R6
= 0.003322. (B.1)
According to Figure B.5 and Figure B.6(a), for the ac output voltage, the differential
circuit is used and the sample ratio is:
Krac =
R59
R26 +R27 +R28 +R54
= 0.003311. (B.2)
For the inductor current sensing, both the sample ratio of the hall sensor and the differential
circuit need to be considered:
Krc = Khall
R41
R35 +R15
= 0.15974 (B.3)
where
Khall = 0.8. (B.4)
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Figure B.6: The measurement of the ac outout voltage and the inductor current (TI, 2015a).
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